



SANYO Semiconductors

DATA SHEET

An ON Semiconductor Company



LC75810E
LC75810T

CMOS IC

1/8 to 1/10 Duty Dot Matrix LCD Display Controllers/Drivers

Overview

The LC75810E and LC75810T are 1/8 to 1/10 duty dot matrix LCD display controllers/drivers that support the display of characters, numbers, and symbols. In addition to generating dot matrix LCD drive signals based on data transferred serially from a microcontroller, the LC75810E and LC75810T also provide on-chip character display ROM and RAM to allow display systems to be implemented easily.

Features

- Controls and drives a 5×7 , 5×8 , or 5×9 dot matrix LCD.
- Supports accessory display segment drive (up to 80 segments)
- Display technique:
 - 1/8-duty, 1/4-bias drive (5×7 dots, 6×7 dots)
 - 1/9-duty, 1/4-bias drive (5×8 dots, 6×8 dots)
 - 1/10-duty, 1/4-bias drive (5×9 dots, 6×9 dots)
- Display digits:
 - 16 digits \times 1 line (5×7 dots),
 - 15 digits \times 1 line (5×8 or 5×9 dots)
 - 13 digits \times 1 line (6×7 , 6×8 , or 6×9 dots)
- Display control memory
 - CGROM: 240 characters (5×7 , 5×8 , or 5×9 dots)
 - CGRAM: 16 characters (5×7 , 5×8 , or 5×9 dots)
 - DCRAM: 64×8 bits
 - ALATCH: 80 bits
- Instruction function
 - Display on/off control
 - Smooth up, down, left, and right scrolling of the display
- Provides a backup function based on power saving mode
- The frame frequency of the common and segment output waveforms can be controlled by instructions.
- Built-in display contrast adjustment circuit
- Serial data input supports CCB format communication with the system controller
- Independent LCD driver block power supply V_{LCD}
- Provides a \overline{RES} pin for IC internal initialization.
- RC oscillator circuit

- CCB is a trademark of SANYO ELECTRIC CO., LTD.
- CCB is SANYO's original bus format and all the bus addresses are controlled by SANYO.



- Any and all SANYO Semiconductor products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO Semiconductor representative nearest you before using any SANYO Semiconductor products described or contained herein in such applications.
- SANYO Semiconductor assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO Semiconductor products described or contained herein.

SANYO Semiconductor Co., Ltd.

<http://semicon.sanyo.com/en/network>

LC75810E/T

Pin Assignments (Top view)



Specifications

Absolute Maximum Ratings at $T_a = 25^\circ\text{C}$, $V_{SS} = 0\text{V}$

| Parameter | Symbol | Conditions | Ratings | Unit |
|-----------------------------|----------------------|---------------------------------------|-------------------------|------------------|
| Maximum supply voltage | $V_{DD\text{ max}}$ | V_{DD} | -0.3 to +7.0 | V |
| | $V_{LCD\text{ max}}$ | V_{LCD} | -0.3 to +11.0 | |
| Input voltage | V_{IN1} | CE, CL, DI, $\overline{\text{RES}}$ | -0.3 to +7.0 | V |
| | V_{IN2} | OSC | -0.3 to $V_{DD} + 0.3$ | |
| | V_{IN3} | V_{LCD1} , V_{LCD2} , V_{LCD3} | -0.3 to $V_{LCD} + 0.3$ | |
| Output voltage | V_{OUT1} | OSC | -0.3 to $V_{DD} + 0.3$ | V |
| | V_{OUT2} | V_{LCD0} , S1 to S80, COM1 to COM10 | -0.3 to $V_{LCD} + 0.3$ | |
| Output current | I_{OUT1} | S1 to S80 | 300 | μA |
| | I_{OUT2} | COM1 to COM10 | 3 | mA |
| Allowable power dissipation | $P_d\text{ max}$ | $T_a = 85^\circ\text{C}$ | 200 | mW |
| Operating temperature | T_{opr} | | -40 to +85 | $^\circ\text{C}$ |
| Storage temperature | T_{stg} | | -55 to +125 | $^\circ\text{C}$ |

Allowable Operating Ranges at $T_a = -40^\circ\text{C}$ to $+85^\circ\text{C}$, $V_{SS} = 0\text{V}$

| Parameter | Symbol | Conditions | Ratings | | | Unit |
|----------------------------------|--------------|---|--------------|----------------|--------------|------------------|
| | | | min. | typ. | max. | |
| Supply voltage | V_{DD} | V_{DD} | 2.7 | | 6.0 | V |
| | V_{LCD} | When the display contrast adjustment circuit is used. | 7.0 | | 10.0 | |
| | | When the display contrast adjustment circuit is not used. | 4.5 | | 10.0 | |
| Output voltage | V_{LCD0} | V_{LCD0} | 4.5 | | V_{LCD} | V |
| Input voltage | V_{LCD1} | V_{LCD1} | | $3/4 V_{LCD0}$ | V_{LCD0} | V |
| | V_{LCD2} | V_{LCD2} | | $2/4 V_{LCD0}$ | V_{LCD0} | |
| | V_{LCD3} | V_{LCD3} | | $1/4 V_{LCD0}$ | V_{LCD0} | |
| Input high level voltage | V_{IH} | CE, CL, DI, $\overline{\text{RES}}$ | $0.8 V_{DD}$ | | 6.0 | V |
| Input low level voltage | V_{IL} | CE, CL, DI, $\overline{\text{RES}}$ | 0 | | $0.2 V_{DD}$ | V |
| Recommended external resistance | R_{osc} | OSC | | 10 | | $\text{k}\Omega$ |
| Recommended external capacitance | C_{osc} | OSC | | 470 | | pF |
| Guaranteed oscillation range | f_{osc} | OSC | 150 | 300 | 600 | kHz |
| Data setup time | t_{ds} | CL, DI (Figure 2) | 160 | | | ns |
| Data hold time | t_{dh} | CL, DI (Figure 2) | 160 | | | ns |
| CE wait time | t_{cp} | CE, CL (Figure 2) | 160 | | | ns |
| CE setup time | t_{cs} | CE, CL (Figure 2) | 160 | | | ns |
| CE hold time | t_{ch} | CE, CL (Figure 2) | 160 | | | ns |
| High level clock pulse width | $t_{\phi H}$ | CL (Figure 2) | 160 | | | ns |
| Low level clock pulse width | $t_{\phi L}$ | CL (Figure 2) | 160 | | | ns |
| Minimum reset pulse width | t_{wRES} | $\overline{\text{RES}}$ (Figure 3) | 1 | | | μs |

LC75810E/T

Electrical Characteristics for the Allowable Operating Ranges

| Parameter | Symbol | Conditions | Ratings | | | Unit |
|--------------------------------|------------|--|------------------------|-------------|------------------------|---------|
| | | | min. | typ. | max. | |
| Hysteresis | V_H | CE, CL, DI, \overline{RES} | | $0.1V_{DD}$ | | V |
| Input high level current | I_{IH} | CE, CL, DI, \overline{RES} : $V_I = 6.0$ V | | | 5.0 | μ A |
| Input low level current | I_{IL} | CE, CL, DI, \overline{RES} : $V_I = 0$ V | -5.0 | | | μ A |
| Output high level voltage | V_{OH1} | S1 to S80: $I_O = -20$ μ A | V_{LCD} 0-0.6 | | | V |
| | V_{OH2} | COM1 to COM10: $I_O = -100$ μ A | V_{LCD} 0-0.6 | | | |
| Output low level voltage | V_{OL1} | S1 to S80: $I_O = 20$ μ A | | | 0.6 | V |
| | V_{OL2} | COM1 to COM10: $I_O = 100$ μ A | | | 0.6 | |
| Output middle level voltage *1 | V_{MID1} | S1 to S80: $I_O = \pm 20$ μ A | $2/4 V_{LCD0}$ -0.6 | | $2/4 V_{LCD0}$ +0.6 | V |
| | V_{MID2} | COM1 to COM10: $I_O = \pm 100$ μ A | $3/4 V_{LCD0}$ -0.6 | | $3/4 V_{LCD0}$ +0.6 | |
| | V_{MID3} | COM1 to COM10: $I_O = \pm 100$ μ A | $1/4 V_{LCD0}$ -0.6 | | $1/4 V_{LCD0}$ +0.6 | |
| Oscillator frequency | f_{osc} | OSC: $R_{OSC} = 10$ k Ω $C_{OSC} = 470$ pF | 210 | 300 | 390 | kHz |
| Current drain | I_{DD1} | V_{DD} : Power saving mode | | | 5 | μ A |
| | I_{DD2} | $V_{DD} = 6.0$ V V_{DD} : Output open $f_{osc} = 300$ kHz | | 700 | 1400 | |
| | I_{LCD1} | V_{LCD} : Power saving mode | | | 5 | |
| | I_{LCD2} | $V_{LCD} = 10.0$ V V_{LCD} : Output open $f_{osc} = 300$ kHz When the display contrast adjustment circuit is used | | 450 | 900 | |
| | I_{LCD3} | $V_{LCD} = 10.0$ V V_{LCD} : Output open $f_{osc} = 300$ kHz When the display contrast adjustment circuit is not used | | 200 | 400 | |

Note *1: Excluding the bias voltage generation divider resistors built into the V_{LCD0} , V_{LCD1} , V_{LCD2} , V_{LCD3} , and V_{SS} pins. (See figure 1.)





Figure 1

- When CL is stopped at the low level



- When CL is stopped at the high level






Figure 2

Block Diagram



LC75810E/T

Pin Functions

| Pin | Pin No. | | Function | Active level | I/O | Handling when unused |
|------------------------------------|---------------------|---------------------|--|---|-----|----------------------|
| | LC75810E | LC75810T | | | | |
| S1 to S78 S79/COM10 S80/COM9 | 3 to 80 81 82 | 1 to 78 79 80 | Segment driver outputs The S79/COM10 and S80/COM9 pins can be used as common driver outputs under the "set display technique" instruction. | – | O | OPEN |
| COM1 to COM8 | 90 to 83 | 88 to 81 | Common driver outputs | – | O | OPEN |
| OSC | 98 | 96 | Oscillator connection. An oscillator circuit is formed by connecting an external resistor and capacitor at this pin. | – | I/O | VDD |
| CE | 100 | 98 | Serial data transfer inputs. These pins are connected to the microcontroller. CE: Chip enable CL: Synchronization clock DI: Transfer data | H | I | GND |
| CL | 1 | 99 | |  | I | |
| DI | 2 | 100 | | – | I | |
| $\overline{\text{RES}}$ | 99 | 97 | Reset signal input <ul style="list-style-type: none"> • When $\overline{\text{RES}}$ is low (V_{SS}) <ul style="list-style-type: none"> – Display off S1 to S78 = "L" (V_{SS}) S79/COM10 and S80/COM9 = "L" (V_{SS}) COM1 to COM8 = "L" (V_{SS}) – Serial data transfer is disabled. – The OSC pin oscillator is stopped. <ul style="list-style-type: none"> • When $\overline{\text{RES}}$ is high (V_{DD}) <ul style="list-style-type: none"> – Display on after a "display on/off control" (display on state setting) instruction is executed. – Serial data transfers are enabled. – The OSC pin oscillator operates. | L | I | GND |
| V_{LCD0} | 93 | 91 | LCD drive 4/4 bias voltage (high level) supply pin. The level on this pin can be changed by the display contrast adjustment circuit. However, V_{LCD0} must be greater than or equal to 4.5 V. Also, external power must not be applied to this pin since the pin circuit includes the display contrast adjustment circuit. | – | O | OPEN |
| V_{LCD1} | 94 | 92 | LCD drive 3/4 bias voltage (middle level) supply pin. This pin can be used to supply the 3/4 V_{LCD0} voltage level externally. | – | I | OPEN |
| V_{LCD2} | 95 | 93 | LCD drive 2/4 bias voltage (middle level) supply pin. This pin can be used to supply the 2/4 V_{LCD0} voltage level externally. | – | I | OPEN |
| V_{LCD3} | 96 | 94 | LCD drive 1/4 bias voltage (middle level) supply pin. This pin can be used to supply the 1/4 V_{LCD0} voltage level externally. | – | I | OPEN |
| V_{DD} | 91 | 89 | Logic block power supply connection. Provide a voltage of between 2.7 and 6.0 V. | – | – | – |
| V_{LCD} | 92 | 90 | LCD driver block power supply connection. Provide a voltage of between 7.0 and 10.0 V when the display contrast adjustment circuit is used and provide a voltage of between 4.5 and 10.0 V when the circuit is not used. | – | – | – |
| V_{SS} | 97 | 95 | Power supply connection. Connect to ground. | – | – | – |

Block Functions

• AC (Address counter)

AC is a counter that provides the DCRAM address.

The address is automatically modified internally, and the LCD display state is retained.

• DCRAM (Data control RAM)

DCRAM is the RAM that is used to store display data expressed as 8-bit character codes. (These character codes are converted to 5×7 , 5×8 , or 5×9 dot matrix character patterns using CGROM or CGRAM.)

DCRAM has a capacity of 64×8 bits, and can hold 64 characters. The table below lists the correspondence between the 6-bit DCRAM address loaded into AC and the display position on the LCD panel.

- For a $64 \text{ digits} \times 1 \text{ line}$ display structure (For a “set display technique” instruction with $0Z1 = 0$ and $0Z2 = 0$)
When the DCRAM address loaded into AC is 00H

| Display digit | | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | | 61 | 62 | 63 | 64 |
|--------------------------------|------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|--|----|----|----|----|
| DCRAM address (hexadecimal) | First line | 00 | 01 | 02 | 03 | 04 | 05 | 06 | 07 | 08 | 09 | 0A | 0B | 0C | 0D | 0E | 0F | 10 | 11 | | 3C | 3D | 3E | 3F |

However, when the display smooth scrolling is performed, the DCRAM address shifts as follows.

| Display digit | | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | | 61 | 62 | 63 | 64 |
|--------------------------------|------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|--|----|----|----|----|
| DCRAM address (hexadecimal) | First line | 01 | 02 | 03 | 04 | 05 | 06 | 07 | 08 | 09 | 0A | 0B | 0C | 0D | 0E | 0F | 10 | 11 | 12 | | 3D | 3E | 3F | 00 |

Shift to the left by 1 character digit

| Display digit | | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | | 61 | 62 | 63 | 64 |
|--------------------------------|------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|--|----|----|----|----|
| DCRAM address (hexadecimal) | First line | 3F | 00 | 01 | 02 | 03 | 04 | 05 | 06 | 07 | 08 | 09 | 0A | 0B | 0C | 0D | 0E | 0F | 10 | | 3B | 3C | 3D | 3E |

Shift to the right by 1 character digit

Note that the display area on the LCD is display digits 1 to 16 on the first line when a display technique is 5×7 , 5×8 , or 5×9 dots, and it is display digits 1 to 13 on the first line when a display technique is 6×7 , 6×8 , or 6×9 dots.

- For a $32 \text{ digits} \times 2 \text{ lines}$ display structure (For a “set display technique” instruction with $0Z1 = 1$ and $0Z2 = 0$)
When the DCRAM address loaded into AC is 00H

| Display digit | | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | | 29 | 30 | 31 | 32 |
|--------------------------------|-------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|--|----|----|----|----|
| DCRAM address (hexadecimal) | First line | 00 | 01 | 02 | 03 | 04 | 05 | 06 | 07 | 08 | 09 | 0A | 0B | 0C | 0D | 0E | 0F | 10 | 11 | | 1C | 1D | 1E | 1F |
| | Second line | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 2A | 2B | 2C | 2D | 2E | 2F | 30 | 31 | | 3C | 3D | 3E | 3F |

However, when the display smooth scrolling is performed, the DCRAM address shifts as follows.

| Display digit | | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | | 29 | 30 | 31 | 32 |
|--------------------------------|-------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|--|----|----|----|----|
| DCRAM address (hexadecimal) | First line | 01 | 02 | 03 | 04 | 05 | 06 | 07 | 08 | 09 | 0A | 0B | 0C | 0D | 0E | 0F | 10 | 11 | 12 | | 1D | 1E | 1F | 00 |
| | Second line | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 2A | 2B | 2C | 2D | 2E | 2F | 30 | 31 | 32 | | 3D | 3E | 3F | 20 |

Shift to the left by 1 character digit

| Display digit | | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | | 29 | 30 | 31 | 32 |
|--------------------------------|-------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|--|----|----|----|----|
| DCRAM address (hexadecimal) | First line | 1F | 00 | 01 | 02 | 03 | 04 | 05 | 06 | 07 | 08 | 09 | 0A | 0B | 0C | 0D | 0E | 0F | 10 | | 1B | 1C | 1D | 1E |
| | Second line | 3F | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 2A | 2B | 2C | 2D | 2E | 2F | 30 | | 3B | 3C | 3D | 3E |

Shift to the right by 1 character digit

| Display digit | | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | | 29 | 30 | 31 | 32 |
|--------------------------------|-------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|--|----|----|----|----|
| DCRAM address (hexadecimal) | First line | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 2A | 2B | 2C | 2D | 2E | 2F | 30 | 31 | | 3C | 3D | 3E | 3F |
| | Second line | 00 | 01 | 02 | 03 | 04 | 05 | 06 | 07 | 08 | 09 | 0A | 0B | 0C | 0D | 0E | 0F | 10 | 11 | | 1C | 1D | 1E | 1F |

Shift to the up or down by 1 character digit

Note that the display area on the LCD is display digits 1 to 16 on the first line when a display technique is 5×7 , 5×8 , or 5×9 dots, and it is display digits 1 to 13 on the first line when a display technique is 6×7 , 6×8 , or 6×9 dots.

LC75810E/T

- For a 16 digits × 4 lines display structure (For a “set display technique” instruction with 0Z1 = 0 and 0Z2 = 1)
When the DCRAM address loaded into AC is 00H

| Display digit | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | |
|-----------------------------|-------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| DCRAM address (hexadecimal) | First line | 00 | 01 | 02 | 03 | 04 | 05 | 06 | 07 | 08 | 09 | 0A | 0B | 0C | 0D | 0E | 0F |
| | Second line | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 1A | 1B | 1C | 1D | 1E | 1F |
| | Third line | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 2A | 2B | 2C | 2D | 2E | 2F |
| | Fourth line | 30 | 31 | 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 3A | 3B | 3C | 3D | 3E | 3F |

However, when the display smooth scrolling is performed, the DCRAM address shifts as follows.

| Display digit | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | |
|-----------------------------|-------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| DCRAM address (hexadecimal) | First line | 01 | 02 | 03 | 04 | 05 | 06 | 07 | 08 | 09 | 0A | 0B | 0C | 0D | 0E | 0F | 00 |
| | Second line | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 1A | 1B | 1C | 1D | 1E | 1F | 10 |
| | Third line | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 2A | 2B | 2C | 2D | 2E | 2F | 20 |
| | Fourth line | 31 | 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 3A | 3B | 3C | 3D | 3E | 3F | 30 |

Shift to the left by 1 character digit

| Display digit | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | |
|-----------------------------|-------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| DCRAM address (hexadecimal) | First line | 0F | 00 | 01 | 02 | 03 | 04 | 05 | 06 | 07 | 08 | 09 | 0A | 0B | 0C | 0D | 0E |
| | Second line | 1F | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 1A | 1B | 1C | 1D | 1E |
| | Third line | 2F | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 2A | 2B | 2C | 2D | 2E |
| | Fourth line | 3F | 30 | 31 | 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 3A | 3B | 3C | 3D | 3E |

Shift to the right by 1 character digit

| Display digit | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | |
|-----------------------------|-------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| DCRAM address (hexadecimal) | First line | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 1A | 1B | 1C | 1D | 1E | 1F |
| | Second line | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 2A | 2B | 2C | 2D | 2E | 2F |
| | Third line | 30 | 31 | 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 3A | 3B | 3C | 3D | 3E | 3F |
| | Fourth line | 00 | 01 | 02 | 03 | 04 | 05 | 06 | 07 | 08 | 09 | 0A | 0B | 0C | 0D | 0E | 0F |


Shift to the up by 1 character digit

| Display digit | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | |
|-----------------------------|-------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| DCRAM address (hexadecimal) | First line | 30 | 31 | 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 3A | 3B | 3C | 3D | 3E | 3F |
| | Second line | 00 | 01 | 02 | 03 | 04 | 05 | 06 | 07 | 08 | 09 | 0A | 0B | 0C | 0D | 0E | 0F |
| | Third line | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 1A | 1B | 1C | 1D | 1E | 1F |
| | Fourth line | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 2A | 2B | 2C | 2D | 2E | 2F |

Shift to the down by 1 character digit

Note that the display area on the LCD is display digits 1 to 16 on the first line when a display technique is 5 × 7, 5 × 8, or 5 × 9 dots, and it is display digits 1 to 13 on the first line when a display technique is 6 × 7, 6 × 8, or 6 × 9 dots.

Note *2: The DCRAM address is expressed in hexadecimal.



Example: When the DCRAM address is 2EH

| | | | | | |
|-----|-----|-----|-----|-----|-----|
| DA0 | DA1 | DA2 | DA3 | DA4 | DA5 |
| 0 | 1 | 1 | 1 | 0 | 1 |

Note *3: 5 × 7 dots ... 16-digit display 5 × 7 dots.
 5 × 8 dots ... 16-digit display 4 × 8 dots.
 5 × 9 dots ... 16-digit display 3 × 9 dots.
 6 × 7 dots ... 13-digit display 6 × 7 dots.
 6 × 8 dots ... 13-digit display 6 × 8 dots.
 6 × 9 dots ... 13-digit display 6 × 9 dots.

- CGROM (Character generator ROM)
CGROM is the ROM that is used to generate the 240 kinds of 5×7 , 5×8 , or 5×9 dot matrix character patterns from the 8-bit character codes. CGROM has a capacity of 240×45 bits. When a character code is written to DCRAM, the character pattern stored in the CGROM corresponding to the character code is displayed at the position on the LCD corresponding to the DCRAM address loaded into AC.
- CGRAM (Character generator RAM)
CGRAM is the RAM to which user programs can freely write arbitrary character patterns. Up to 16 kinds of 5×7 , 5×8 , or 5×9 dot matrix character patterns can be stored. CGRAM has a capacity of 16×45 bits.
- ALATCH (Additional data latch)
ALATCH is the latch that is used to store the ADATA display data for the accessory display. ALATCH has a capacity of 80 bits, and the stored display data is displayed directly without the use of CGROM or CGRAM.
- SC (Scroll counter)
SC is the counter that is used to scroll the display in the left, right, up, or down directions in dot units. Since this function scrolls in dot units, it implements smooth scrolling.

Reset Function


The LC75810E and LC75810T are reset when a low level is applied to the $\overline{\text{RES}}$ pin at power on and, in normal mode. On a reset the LC75810E and LC75810T create a display with all LCD panels turned off. However, after a reset applications must set the contents of DCRAM, ALATCH, and CGRAM before turning on display with a “display on/off control” instruction since the contents of these memories are undefined. That is, applications must execute the following instructions.

- Set display technique
- DCRAM data write
- ALATCH data write (If ALATCH is used.)
- CGRAM data write (If CGRAM is used.)
- Set AC and SC addresses
- Set display contrast (If the display contrast adjustment circuit is used.)


After executing the above instructions, applications must turn on the display with a “display on/off control” instruction. Note that when applications turn off in the normal mode, applications must turn off the display with a “display on/off control” instruction. (See the detailed instruction descriptions.)

Serial Data Transfer Format

- When CL is stopped at the low level



- When CL is stopped at the high level



- CCB address: 4EH
- D0 to D143: Instruction data

The data is acquired on the rising edge of the CL signal and latched on the falling edge of the CE signal. When transferring instruction data from the microcontroller, applications must assure that the time from the transfer of one set of instruction data until the next instruction data transfer is significantly longer than the instruction execution time.

LC75810E/T

Detailed Instruction Descriptions

• Set display technique ... <Sets the display technique.>

| Code | | | | | | | | | | | | | | | |
|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| D128 | D129 | D130 | D131 | D132 | D133 | D134 | D135 | D136 | D137 | D138 | D139 | D140 | D141 | D142 | D143 |
| OZ1 | OZ2 | DW | X | X | X | X | X | DT1 | DT2 | FC | 0 | 0 | 0 | 0 | 1 |

X: don't care

DT1, DT2: Set the display technique

| DT1 | DT2 | Display technique | Output pins | |
|-----|-----|---------------------------|-------------|-----------|
| | | | S80/COM9 | S79/COM10 |
| 0 | 0 | 1/8 duty, 1/4 bias drive | S80 | S79 |
| 1 | 0 | 1/9 duty, 1/4 bias drive | COM9 | S79 |
| 0 | 1 | 1/10 duty, 1/4 bias drive | COM9 | COM10 |

*11: Sn (n = 79, 80): Segment output
COMn (n = 9, 10): Common output

FC: Set the frame frequency of the common and segment output waveforms

| FC | Frame frequency | | |
|----|---------------------------------|---------------------------------|-----------------------------------|
| | 1/8 duty, 1/4 bias drive f8[Hz] | 1/9 duty, 1/4 bias drive f9[Hz] | 1/10 duty, 1/4 bias drive f10[Hz] |
| 0 | $\frac{f_{osc}}{3072}$ | $\frac{f_{osc}}{3456}$ | $\frac{f_{osc}}{3840}$ |
| 1 | $\frac{f_{osc}}{1536}$ | $\frac{f_{osc}}{1728}$ | $\frac{f_{osc}}{1920}$ |

OZ1, OZ2: Set the display structure


| OZ1 | OZ2 | Display structure |
|-----|-----|---------------------------------------|
| 0 | 0 | 64 digits × 1 line display structure |
| 1 | 0 | 32 digits × 2 lines display structure |
| 0 | 1 | 16 digits × 4 lines display structure |

*12: See block functions (DCRAM)


DW: Set the dot font width

| DW | Dot font width | Number of display digits |
|----|------------------|---|
| 0 | 5-dot font width | 16 digits × 1 line (5 × 7 dots), 15 digits × 1 line (5 × 8 or 5 × 9 dots) |
| 1 | 6-dot font width | 13 digits × 1 line (6 × 7, 6 × 8, or 6 × 9 dots) |

*13: • 5-dot font width (5 × 7, 5 × 8, or 5 × 9 dots)



• 6-dot font width (6 × 7, 6 × 8, or 6 × 9 dots)



LC75810E/T

• Display on/off control ... <Turns the display on or off.>


| Code | | | | | | | | | | | | | | | | | | | | | | | |
|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| D120 | D121 | D122 | D123 | D124 | D125 | D126 | D127 | D128 | D129 | D130 | D131 | D132 | D133 | D134 | D135 | D136 | D137 | D138 | D139 | D140 | D141 | D142 | D143 |
| DG1 | DG2 | DG3 | DG4 | DG5 | DG6 | DG7 | DG8 | DG9 | DG10 | DG11 | DG12 | DG13 | DG14 | DG15 | DG16 | M | A | SC | BU | 0 | 0 | 1 | 0 |

M, A: Specifies the data to be turned on or off.


| M | A | Display operating state |
|---|---|--|
| 0 | 0 | Both MDATA and ADATA are turned off. (The display is forcibly turned off, regardless of the DG1 to DG16 data.) |
| 0 | 1 | Only ADATA is turned on. (The ADATA of display digits specified by the DG1 to DG16 data are turned on.) |
| 1 | 0 | Only MDATA is turned on. (The MDATA of display digits specified by the DG1 to DG16 data are turned on.) |
| 1 | 1 | Both MDATA and ADATA are turned on. (The MDATA and ADATA of display digits specified by the DG1 to DG16 data are turned on.) |

*14: MDATA, ADATA


5 × 7 dot matrix




5 × 8 dot matrix




5 × 9 dot matrix




6 × 7 dot matrix



6 × 8 dot matrix



6 × 9 dot matrix



DG1 to DG16: Specifies the display digit.

| Display digit | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 |
|--------------------|-----|-----|-----|-----|-----|-----|-----|-----|-----|------|------|------|------|------|------|------|
| Display digit data | DG1 | DG2 | DG3 | DG4 | DG5 | DG6 | DG7 | DG8 | DG9 | DG10 | DG11 | DG12 | DG13 | DG14 | DG15 | DG16 |

For example, if DG1 to DG8 are 1, and DG9 to DG16 are 0, then display digits 1 to 8 will be turned on, and display digits 9 to 16 will be turned off (blanked).

SC: Controls the common and segment output pins.

| | |
|----|--|
| SC | Common and segment output pin states |
| 0 | Output of LCD drive waveforms |
| 1 | Fixed at the V_{SS} level (all segments off) |

Note *15: When SC is 1, the S1 to S8 and COM1 to COM10 output pins are set to the V_{SS} level, regardless of the M, A, and DG1 to DG16 data.

BU: Controls the normal mode and power saving mode.

| | |
|----|--|
| BU | Mode |
| 0 | Normal mode |
| 1 | Power saving mode (In this mode, the OSC pin oscillator is stopped, and the common and segment pins are set to the V_{SS} level. In this mode, instructions other than the "display on/off control" and "set display contrast" instructions cannot be executed. Thus applications must set the IC to normal mode before executing any of the other instructions.) |

LC75810E/T

- Display scroll ... <Scrolls the display smoothly.>

| Code | | | | | | | | | | | | | | | | | | | | | | | |
|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| D120 | D121 | D122 | D123 | D124 | D125 | D126 | D127 | D128 | D129 | D130 | D131 | D132 | D133 | D134 | D135 | D136 | D137 | D138 | D139 | D140 | D141 | D142 | D143 |
| HS0 | HS1 | HS2 | X | X | X | X | X | VS0 | VS1 | VS2 | VS3 | X | X | X | X | R/L | D/U | X | 0 | 0 | 0 | 1 | 1 |

X: don't care

HS0 to HS2: Set the amount of smooth scrolling to be applied to MDATA in the left/right direction.

| HS0 | HS1 | HS2 | Amount of smooth scrolling to be applied to MDATA in the left/right direction |
|-----|-----|-----|--|
| 0 | 0 | 0 | No shift in either the left or right direction |
| 1 | 0 | 0 | Shift 1 dot to the left or right. (The shift direction (left or right) is specified with the R/L data.) |
| 0 | 1 | 0 | Shift 2 dots to the left or right. (The shift direction (left or right) is specified with the R/L data.) |
| 1 | 1 | 0 | Shift 3 dots to the left or right. (The shift direction (left or right) is specified with the R/L data.) |
| 0 | 0 | 1 | Shift 4 dots to the left or right. (The shift direction (left or right) is specified with the R/L data.) |
| 1 | 0 | 1 | Shift 5 dots to the left or right. (The shift direction (left or right) is specified with the R/L data.) |
| 0 | 1 | 1 | Shift 6 dots to the left or right. (The shift direction (left or right) is specified with the R/L data.) |

VS0 to VS3: Set the amount of smooth scrolling to be applied to MDATA in the up/down direction.

| VS0 | VS1 | VS2 | VS3 | Amount of smooth scrolling to be applied to MDATA in the up/down direction |
|-----|-----|-----|-----|---|
| 0 | 0 | 0 | 0 | No shift in either the up or down direction |
| 1 | 0 | 0 | 0 | Shift 1 dot to the up or down. (The shift direction (up or down) is specified with the D/U data.) |
| 0 | 1 | 0 | 0 | Shift 2 dots to the up or down. (The shift direction (up or down) is specified with the D/U data.) |
| 1 | 1 | 0 | 0 | Shift 3 dots to the up or down. (The shift direction (up or down) is specified with the D/U data.) |
| 0 | 0 | 1 | 0 | Shift 4 dots to the up or down. (The shift direction (up or down) is specified with the D/U data.) |
| 1 | 0 | 1 | 0 | Shift 5 dots to the up or down. (The shift direction (up or down) is specified with the D/U data.) |
| 0 | 1 | 1 | 0 | Shift 6 dots to the up or down. (The shift direction (up or down) is specified with the D/U data.) |
| 1 | 1 | 1 | 0 | Shift 7 dots to the up or down. (The shift direction (up or down) is specified with the D/U data.) |
| 0 | 0 | 0 | 1 | Shift 8 dots to the up or down. (The shift direction (up or down) is specified with the D/U data.) |
| 1 | 0 | 0 | 1 | Shift 9 dots to the up or down. (The shift direction (up or down) is specified with the D/U data.) (*16) |
| 0 | 1 | 0 | 1 | Shift 10 dots to the up or down. (The shift direction (up or down) is specified with the D/U data.) (*17) |

Notes: *16: This shift cannot be used when MDATA is 5 × 7 or 6 × 7 dots.

*17: This shift cannot be used when MDATA is 5 × 7, 5 × 8, 6 × 7 or 6 × 8 dots.

R/L: Specifies the MDATA shift direction (left or right).

| R/L | MDATA shift direction (left or right) |
|-----|---------------------------------------|
| 0 | Shift left |
| 1 | Shift right |

D/U: Specifies the MDATA shift direction (up or down).

| D/U | MDATA shift direction (up or down) |
|-----|------------------------------------|
| 0 | Shift up |
| 1 | Shift down |

*18 Example of the “display scroll” instruction execution

Assume that a 32 digits × 2 lines display structure (OZ1 = 1, OZ2 = 0) has been set up with the “set display technique” instruction, and that the following data has been written to DCRAM with the “DCRAM data write” instruction.

| Display digit | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | 32 | |
|---------------|-------------|---|---|---|---|---|---|---|---|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|
| DCRAM data | First line | A | B | C | D | E | F | G | H | I | J | K | L | M | N | O | P | Q | R | S | T | U | V | W | X | Y | Z | < | > | z | y | x | w |
| | Second line | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | a | b | c | d | e | f | g | h | i | j | k | l | m | n | o | p | q | r | s | t | u | v |


• Display state (1)

With no shifting in any direction, left, right, up, or down.


| HS0 | HS1 | HS2 | VS0 | VS1 | VS2 | VS3 | R/L | D/U |
|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | X | X |

X: don't care

(5 × 7 dot matrix)



(6 × 7 dot matrix)




• Display state (2)


Shifted 3 dots to the left relative to display state (1)

| HS0 | HS1 | HS2 | VS0 | VS1 | VS2 | VS3 | R/L | D/U |
|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

(5 × 7 dot matrix)



(6 × 7 dot matrix)




• Display state (3)


Shifted 6 dots to the left relative to display state (1)

| HS0 | HS1 | HS2 | VS0 | VS1 | VS2 | VS3 | R/L | D/U |
|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |

(5 × 7 dot matrix)



(6 × 7 dot matrix)



Shifted 3 dots to the left relative to display state (2)


| HS0 | HS1 | HS2 | VS0 | VS1 | VS2 | VS3 | R/L | D/U |
|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

• Display state (4)


Shifted 4 dots to the up relative to display state (1)

| HS0 | HS1 | HS2 | VS0 | VS1 | VS2 | VS3 | R/L | D/U |
|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |

(5 × 7 dot matrix)



(6 × 7 dot matrix)




• Display state (5)


Shifted 8 dots to the up relative to display state (1)

| HS0 | HS1 | HS2 | VS0 | VS1 | VS2 | VS3 | R/L | D/U |
|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |

(5 × 7 dot matrix)



(6 × 7 dot matrix)



Shifted 4 dots to the up relative to display state (4)


| HS0 | HS1 | HS2 | VS0 | VS1 | VS2 | VS3 | R/L | D/U |
|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |

• Display state (6)


Shifted 3 dots to the left and 4 dots to the up relative to display state (1)

| HS0 | HS1 | HS2 | VS0 | VS1 | VS2 | VS3 | R/L | D/U |
|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| 1 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |

(5 × 7 dot matrix)



(6 × 7 dot matrix)



• Display state (7)

Shifted 6 dots to the left and 8 dots to the up relative to display state (1)

| HS0 | HS1 | HS2 | VS0 | VS1 | VS2 | VS3 | R/L | D/U |
|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 0 |

Shifted 8 dots to the up relative to display state (3)

| HS0 | HS1 | HS2 | VS0 | VS1 | VS2 | VS3 | R/L | D/U |
|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |


Shifted 6 dots to the left relative to display state (5)

| HS0 | HS1 | HS2 | VS0 | VS1 | VS2 | VS3 | R/L | D/U |
|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |


Shifted 3 dots to the left and 4 dots to the up relative to display state (6)

| HS0 | HS1 | HS2 | VS0 | VS1 | VS2 | VS3 | R/L | D/U |
|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| 1 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |

(5 × 7 dot matrix)



(6 × 7 dot matrix)



• Set AC and SC addresses ... <Specifies the DCRAM address for AC and the dot address of the dot matrix character pattern for SC.>

| Code | | | | | | | | | | | | | | | |
|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| D112 | D113 | D114 | D115 | D116 | D117 | D118 | D119 | D120 | D121 | D122 | D123 | D124 | D125 | D126 | D127 |
| HA0 | HA1 | HA2 | X | X | X | X | X | VA0 | VA1 | VA2 | VA3 | X | X | X | X |

| Code | | | | | | | | | | | | | | | |
|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| D128 | D129 | D130 | D131 | D132 | D133 | D134 | D135 | D136 | D137 | D138 | D139 | D140 | D141 | D142 | D143 |
| DA0 | DA1 | DA2 | DA3 | DA4 | DA5 | X | X | X | X | X | 0 | 0 | 1 | 0 | 0 |

X: don't care

DA0 to DA5: DCRAM address

| DA0 | DA1 | DA2 | DA3 | DA4 | DA5 |
|-----|-----|-----|-----|-----|-----|
|-----|-----|-----|-----|-----|-----|

LSB ↑ Least significant bit MSB ↑ Most significant bit

HA0 to HA2: Dot address in the horizontal direction for the dot matrix character pattern

| HA0 | HA1 | HA2 |
|-----|-----|-----|
|-----|-----|-----|

LSB ↑ Least significant bit MSB ↑ Most significant bit

VA0 to VA3: Dot address in the vertical direction for the dot matrix character pattern


| VA0 | VA1 | VA2 | VA3 |
|-----|-----|-----|-----|
|-----|-----|-----|-----|

LSB ↑ Least significant bit MSB ↑ Most significant bit

LC75810E/T


*19 The figure below lists the correspondence between the data HA0 to HA2 which is dot address in the horizontal direction and the dot matrix character pattern, and the correspondence between the data VA0 to VA3 which is dot address in the vertical direction and the dot matrix character pattern.

• 5-dot font width: 5 × 7, 5 × 8, or 5 × 9 dots



- The area at HA0 to 2 = 5H is allocated to the space at the right of the dot matrix character pattern.
- The area at VA0 to 3 = 7H, for 5 × 7 dot characters, is allocated to the space at the bottom of the dot matrix character pattern.
- The area at VA0 to 3 = 8H is illegal for 5 × 7 dot characters. For 5 × 8 dot characters, it is allocated to the space at the bottom of the dot matrix character pattern.
- The area at VA0 to 3 = 9H is illegal for 5 × 7 or 5 × 8 dot characters. For 5 × 9 dot characters, it is allocated to the space at the bottom of the dot matrix character pattern.

• 6-dot font width: 6 × 7, 6 × 8, or 6 × 9 dots



- The area at HA0 to 2 = 5H is allocated to the space at the right of the dot matrix character pattern.
- The area at VA0 to 3 = 7H, for 6 × 7 dot characters, is allocated to the space at the bottom of the dot matrix character pattern.
- The area at VA0 to 3 = 8H is illegal for 6 × 7 dot characters. For 6 × 8 dot characters, it is allocated to the space at the bottom of the dot matrix character pattern.
- The area at VA0 to 3 = 9H is illegal for 6 × 7 or 6 × 8 dot characters. For 6 × 9 dot characters, it is allocated to the space at the bottom of the dot matrix character pattern.

*20: Example of the “set AC and SC addresses” instruction execution

Assume that a 32 digits × 2 lines display structure (OZ1 = 1, OZ2 = 0) has been set up with the “set display technique” instruction, and that the following data has been written to DCRAM with the “DCRAM data write” instruction.


| | | | | | | | | | | | | | | | | | |
|---------------|---|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|
| Display digit | | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 |
| DCRAM data | First line (DCRAM address (hexadecimal)) | A (00) | B (01) | C (02) | D (03) | E (04) | F (05) | G (06) | H (07) | I (08) | J (09) | K (0A) | L (0B) | M (0C) | N (0D) | O (0E) | P (0F) |
| | Second line (DCRAM address (hexadecimal)) | 0 (20) | 1 (21) | 2 (22) | 3 (23) | 4 (24) | 5 (25) | 6 (26) | 7 (27) | 8 (28) | 9 (29) | a (2A) | b (2B) | c (2C) | d (2D) | e (2E) | f (2F) |

| | | | | | | | | | | | | | | | | | |
|---------------|---|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|
| Display digit | | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | 32 |
| DCRAM data | First line (DCRAM address (hexadecimal)) | Q (10) | R (11) | S (12) | T (13) | U (14) | V (15) | W (16) | X (17) | Y (18) | Z (19) | < (1A) | > (1B) | z (1C) | y (1D) | x (1E) | w (1F) |
| | Second line (DCRAM address (hexadecimal)) | g (30) | h (31) | i (32) | j (33) | k (34) | l (35) | m (36) | n (37) | o (38) | p (39) | q (3A) | r (3B) | s (3C) | t (3D) | u (3E) | v (3F) |


- When DA0 to 5 is set to 07H, HA0 to 2 is set to 0H, and VA0 to 3 is set to 0H.

| HA0 | HA1 | HA2 | VA0 | VA1 | VA2 | VA3 | DA0 | DA1 | DA2 | DA3 | DA4 | DA5 |
|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 |

(5 × 7 dot matrix)




(6 × 7 dot matrix)




- When DA0 to 5 is set to 09H, HA0 to 2 is set to 4H, and VA0 to 3 is set to 0H.

| HA0 | HA1 | HA2 | VA0 | VA1 | VA2 | VA3 | DA0 | DA1 | DA2 | DA3 | DA4 | DA5 |
|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 |

(5 × 7 dot matrix)




(6 × 7 dot matrix)




- When DA0 to 5 is set to 0FH, HA0 to 2 is set to 0H, and VA0 to 3 is set to 3H.

| HA0 | HA1 | HA2 | VA0 | VA1 | VA2 | VA3 | DA0 | DA1 | DA2 | DA3 | DA4 | DA5 |
|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 |

(5 × 7 dot matrix)




(6 × 7 dot matrix)




- When DA0 to 5 is set to 14H, HA0 to 2 is set to 1H, and VA0 to 3 is set to 2H.

| HA0 | HA1 | HA2 | VA0 | VA1 | VA2 | VA3 | DA0 | DA1 | DA2 | DA3 | DA4 | DA5 |
|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 |

(5 × 7 dot matrix)




(6 × 7 dot matrix)




- When DA0 to 5 is set to 34H, HA0 to 2 is set to 3H, and VA0 to 3 is set to 6H.

| HA0 | HA1 | HA2 | VA0 | VA1 | VA2 | VA3 | DA0 | DA1 | DA2 | DA3 | DA4 | DA5 |
|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 |

(5 × 7 dot matrix)



(6 × 7 dot matrix)



- DCRAM data write ... <Specifies the DCRAM address and stores data at that address.>

| Code | | | | | | | | | | | | | | | | | | | | | | | |
|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| D120 | D121 | D122 | D123 | D124 | D125 | D126 | D127 | D128 | D129 | D130 | D131 | D132 | D133 | D134 | D135 | D136 | D137 | D138 | D139 | D140 | D141 | D142 | D143 |
| AC0 | AC1 | AC2 | AC3 | AC4 | AC5 | AC6 | AC7 | DA0 | DA1 | DA2 | DA3 | DA4 | DA5 | X | X | IM1 | IM2 | X | 0 | 0 | 1 | 0 | 1 |

X: don't care

DA0 to DA5: DCRAM address

| DA0 | DA1 | DA2 | DA3 | DA4 | DA5 |
|-----|-----|-----|-----|-----|-----|
|-----|-----|-----|-----|-----|-----|

LSB



Least significant bit

MSB



Most significant bit

AC0 to AC7: DCRAM data (character code)

| AC0 | AC1 | AC2 | AC3 | AC4 | AC5 | AC6 | AC7 |
|-----|-----|-----|-----|-----|-----|-----|-----|
|-----|-----|-----|-----|-----|-----|-----|-----|

LSB



Least significant bit

MSB




Most significant bit

This instruction writes the 8 bits of data AC0 to AC7 to DCRAM. This data is a character code, and is converted to a 5 × 7, 5 × 8, or 5 × 9 dot matrix display data using CGROM or CGRAM.


IM1 and IM2: Sets the method of writing data to DCRAM

| IM1 | IM2 | DCRAM data write method |
|-----|-----|---|
| 0 | 0 | Normal DCRAM data write (Specifies the DCRAM address and writes the DCRAM data.) |
| 1 | 0 | Normal increment mode DCRAM data write (Increments the DCRAM address by +1 each time data is written to DCRAM.) |
| 0 | 1 | Super-increment mode DCRAM data write (Writes 2 to 16 characters of DCRAM data in a single operation.) |


*21 • DCRAM data write method when IM1 is 0 and IM2 is 0.



• DCRAM data write method when IM1 is 1 and IM2 is 0.
(Instructions other than the “DCRAM data write” instruction cannot be executed.)



• DCRAM data write method when IM1 is 0 and IM2 is 1.



$t_i = 13.5\mu s \times (\frac{n}{8} - 1)$ ($n = 8m + 16$, m is an integer between 2 and 16 that is the number of characters written as DCRAM data.)

- For example
- When $n = 32$ bits ($m = 2$): $t_i = 40.5 \mu s$ (when $f_{osc} = 300$ kHz)
 - When $n = 80$ bits ($m = 8$): $t_i = 121.5 \mu s$ (when $f_{osc} = 300$ kHz)
 - When $n = 144$ bits ($m = 16$): $t_i = 229.5 \mu s$ (when $f_{osc} = 300$ kHz)

Note that the instruction execution time of $27 \mu s$ and t_i values in μs apply when $f_{osc} = 300$ kHz, and that these times will differ when the oscillator frequency f_{osc} differs.

LC75810E/T

Data format (1) (24 bits)

| Code | | | | | | | | | | | | | | | | | | | | | | | |
|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| D120 | D121 | D122 | D123 | D124 | D125 | D126 | D127 | D128 | D129 | D130 | D131 | D132 | D133 | D134 | D135 | D136 | D137 | D138 | D139 | D140 | D141 | D142 | D143 |
| AC0 | AC1 | AC2 | AC3 | AC4 | AC5 | AC6 | AC7 | DA0 | DA1 | DA2 | DA3 | DA4 | DA5 | X | X | 0 | 0 | X | 0 | 0 | 1 | 0 | 1 |

X: don't care

Data format (2) (24 bits)

| Code | | | | | | | | | | | | | | | | | | | | | | | |
|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| D120 | D121 | D122 | D123 | D124 | D125 | D126 | D127 | D128 | D129 | D130 | D131 | D132 | D133 | D134 | D135 | D136 | D137 | D138 | D139 | D140 | D141 | D142 | D143 |
| AC0 | AC1 | AC2 | AC3 | AC4 | AC5 | AC6 | AC7 | DA0 | DA1 | DA2 | DA3 | DA4 | DA5 | X | X | 1 | 0 | X | 0 | 0 | 1 | 0 | 1 |

X: don't care

Data format (3) (8 bits)

| Code | | | | | | | |
|------|------|------|------|------|------|------|------|
| D136 | D137 | D138 | D139 | D140 | D141 | D142 | D143 |
| AC0 | AC1 | AC2 | AC3 | AC4 | AC5 | AC6 | AC7 |

Data format (4) (16 bits)

| Code | | | | | | | | | | | | | | | |
|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| D128 | D129 | D130 | D131 | D132 | D133 | D134 | D135 | D136 | D137 | D138 | D139 | D140 | D141 | D142 | D143 |
| AC0 | AC1 | AC2 | AC3 | AC4 | AC5 | AC6 | AC7 | 0 | 0 | X | 0 | 0 | 1 | 0 | 1 |

X: don't care

Data format (5) (n bits)

| Code | | | | | | | | | | | | | | | | | | | | | | | | | |
|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|-------|--|--|--|--|--|--|--|--|--|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|
| Dz | Dz+1 | Dz+2 | Dz+3 | Dz+4 | Dz+5 | Dz+6 | Dz+7 | | | | | | | | | | | D112 | D113 | D114 | D115 | D116 | D117 | D118 | D119 |
| AC0 ₁ | AC1 ₁ | AC2 ₁ | AC3 ₁ | AC4 ₁ | AC5 ₁ | AC6 ₁ | AC7 ₁ | | | | | | | | | | | AC0 _{m-1} | AC1 _{m-1} | AC2 _{m-1} | AC3 _{m-1} | AC4 _{m-1} | AC5 _{m-1} | AC6 _{m-1} | AC7 _{m-1} |

| Code | | | | | | | | | | | | | | | | | | | | | | | |
|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------|------|------|------|------|------|------|------|------|------|
| D120 | D121 | D122 | D123 | D124 | D125 | D126 | D127 | D128 | D129 | D130 | D131 | D132 | D133 | D134 | D135 | D136 | D137 | D138 | D139 | D140 | D141 | D142 | D143 |
| AC0 _m | AC1 _m | AC2 _m | AC3 _m | AC4 _m | AC5 _m | AC6 _m | AC7 _m | DA0 ₁ | DA1 ₁ | DA2 ₁ | DA3 ₁ | DA4 ₁ | DA5 ₁ | X | X | 0 | 1 | X | 0 | 0 | 1 | 0 | 1 |

X: don't care

Here, $n = 8m + 16$, $z = 128 - 8m$ (m is an integer between 2 and 16 that is the number of characters written as DCRAM data.)

Correspondence between the DCRAM address and the DCRAM data

| | |
|---|--|
| DCRAM address | DCRAM data |
| DA0 ₁ to DA5 ₁ | AC0 ₁ to AC7 ₁ |
| (DA0 ₁ to DA5 ₁) + 1 | AC0 ₂ to AC7 ₂ |
| (DA0 ₁ to DA5 ₁) + 2 | AC0 ₃ to AC7 ₃ |
| ⋮ | ⋮ |
| (DA0 ₁ to DA5 ₁) + (m - 3) | AC0 _{m-2} to AC7 _{m-2} |
| (DA0 ₁ to DA5 ₁) + (m - 2) | AC0 _{m-1} to AC7 _{m-1} |
| (DA0 ₁ to DA5 ₁) + (m - 1) | AC0 _m to AC7 _m |

LC75810E/T

Example 1: When n = 32 bits (m = 2: 2 characters DCRAM data write operation)

| Code | | | | | | | | | | | | | | | |
|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|
| D112 | D113 | D114 | D115 | D116 | D117 | D118 | D119 | D120 | D121 | D122 | D123 | D124 | D125 | D126 | D127 |
| AC0 ₁ | AC1 ₁ | AC2 ₁ | AC3 ₁ | AC4 ₁ | AC5 ₁ | AC6 ₁ | AC7 ₁ | AC0 ₂ | AC1 ₂ | AC2 ₂ | AC3 ₂ | AC4 ₂ | AC5 ₂ | AC6 ₂ | AC7 ₂ |

| Code | | | | | | | | | | | | | | | |
|------------------|------------------|------------------|------------------|------------------|------------------|------|------|------|------|------|------|------|------|------|------|
| D128 | D129 | D130 | D131 | D132 | D133 | D134 | D135 | D136 | D137 | D138 | D139 | D140 | D141 | D142 | D143 |
| DA0 ₁ | DA1 ₁ | DA2 ₁ | DA3 ₁ | DA4 ₁ | DA5 ₁ | X | X | 0 | 1 | X | 0 | 0 | 1 | 0 | 1 |

X: don't care

Correspondence between the DCRAM address and the DCRAM data

| DCRAM address | DCRAM data |
|---|--------------------------------------|
| DA0 ₁ to DA5 ₁ | AC0 ₁ to AC7 ₁ |
| (DA0 ₁ to DA5 ₁) + 1 | AC0 ₂ to AC7 ₂ |

Example 2: When n = 80 bits (m = 8: 8 characters DCRAM data write operation)

| Code | | | | | | | | | | | | | | | |
|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|
| D64 | D65 | D66 | D67 | D68 | D69 | D70 | D71 | D72 | D73 | D74 | D75 | D76 | D77 | D78 | D79 |
| AC0 ₁ | AC1 ₁ | AC2 ₁ | AC3 ₁ | AC4 ₁ | AC5 ₁ | AC6 ₁ | AC7 ₁ | AC0 ₂ | AC1 ₂ | AC2 ₂ | AC3 ₂ | AC4 ₂ | AC5 ₂ | AC6 ₂ | AC7 ₂ |

| Code | | | | | | | | | | | | | | | |
|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|
| D80 | D81 | D82 | D83 | D84 | D85 | D86 | D87 | D88 | D89 | D90 | D91 | D92 | D93 | D94 | D95 |
| AC0 ₃ | AC1 ₃ | AC2 ₃ | AC3 ₃ | AC4 ₃ | AC5 ₃ | AC6 ₃ | AC7 ₃ | AC0 ₄ | AC1 ₄ | AC2 ₄ | AC3 ₄ | AC4 ₄ | AC5 ₄ | AC6 ₄ | AC7 ₄ |

| Code | | | | | | | | | | | | | | | |
|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|
| D96 | D97 | D98 | D99 | D100 | D101 | D102 | D103 | D104 | D105 | D106 | D107 | D108 | D109 | D110 | D111 |
| AC0 ₅ | AC1 ₅ | AC2 ₅ | AC3 ₅ | AC4 ₅ | AC5 ₅ | AC6 ₅ | AC7 ₅ | AC0 ₆ | AC1 ₆ | AC2 ₆ | AC3 ₆ | AC4 ₆ | AC5 ₆ | AC6 ₆ | AC7 ₆ |

| Code | | | | | | | | | | | | | | | |
|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|
| D112 | D113 | D114 | D115 | D116 | D117 | D118 | D119 | D120 | D121 | D122 | D123 | D124 | D125 | D126 | D127 |
| AC0 ₇ | AC1 ₇ | AC2 ₇ | AC3 ₇ | AC4 ₇ | AC5 ₇ | AC6 ₇ | AC7 ₇ | AC0 ₈ | AC1 ₈ | AC2 ₈ | AC3 ₈ | AC4 ₈ | AC5 ₈ | AC6 ₈ | AC7 ₈ |

| Code | | | | | | | | | | | | | | | |
|------------------|------------------|------------------|------------------|------------------|------------------|------|------|------|------|------|------|------|------|------|------|
| D128 | D129 | D130 | D131 | D132 | D133 | D134 | D135 | D136 | D137 | D138 | D139 | D140 | D141 | D142 | D143 |
| DA0 ₁ | DA1 ₁ | DA2 ₁ | DA3 ₁ | DA4 ₁ | DA5 ₁ | X | X | 0 | 1 | X | 0 | 0 | 1 | 0 | 1 |

X: don't care

Correspondence between the DCRAM address and the DCRAM data

| DCRAM address | DCRAM data |
|---|--------------------------------------|
| DA0 ₁ to DA5 ₁ | AC0 ₁ to AC7 ₁ |
| (DA0 ₁ to DA5 ₁) + 1 | AC0 ₂ to AC7 ₂ |
| (DA0 ₁ to DA5 ₁) + 2 | AC0 ₃ to AC7 ₃ |
| (DA0 ₁ to DA5 ₁) + 3 | AC0 ₄ to AC7 ₄ |
| (DA0 ₁ to DA5 ₁) + 4 | AC0 ₅ to AC7 ₅ |
| (DA0 ₁ to DA5 ₁) + 5 | AC0 ₆ to AC7 ₆ |
| (DA0 ₁ to DA5 ₁) + 6 | AC0 ₇ to AC7 ₇ |
| (DA0 ₁ to DA5 ₁) + 7 | AC0 ₈ to AC7 ₈ |

LC75810E/T

Example 3: When n = 144 bits (m = 16: 16 characters DCRAM data write operation)

| Code | | | | | | | | | | | | | | | |
|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|
| D0 | D1 | D2 | D3 | D4 | D5 | D6 | D7 | D8 | D9 | D10 | D11 | D12 | D13 | D14 | D15 |
| AC0 ₀ | AC1 ₀ | AC2 ₀ | AC3 ₀ | AC4 ₀ | AC5 ₀ | AC6 ₀ | AC7 ₀ | AC0 ₁ | AC1 ₁ | AC2 ₁ | AC3 ₁ | AC4 ₁ | AC5 ₁ | AC6 ₁ | AC7 ₁ |

| Code | | | | | | | | | | | | | | | |
|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|
| D16 | D17 | D18 | D19 | D20 | D21 | D22 | D23 | D24 | D25 | D26 | D27 | D28 | D29 | D30 | D31 |
| AC0 ₃ | AC1 ₃ | AC2 ₃ | AC3 ₃ | AC4 ₃ | AC5 ₃ | AC6 ₃ | AC7 ₃ | AC0 ₄ | AC1 ₄ | AC2 ₄ | AC3 ₄ | AC4 ₄ | AC5 ₄ | AC6 ₄ | AC7 ₄ |

| Code | | | | | | | | | | | | | | | |
|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|
| D32 | D33 | D34 | D35 | D36 | D37 | D38 | D39 | D40 | D41 | D42 | D43 | D44 | D45 | D46 | D47 |
| AC0 ₅ | AC1 ₅ | AC2 ₅ | AC3 ₅ | AC4 ₅ | AC5 ₅ | AC6 ₅ | AC7 ₅ | AC0 ₆ | AC1 ₆ | AC2 ₆ | AC3 ₆ | AC4 ₆ | AC5 ₆ | AC6 ₆ | AC7 ₆ |

| Code | | | | | | | | | | | | | | | |
|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|
| D48 | D49 | D50 | D51 | D52 | D53 | D54 | D55 | D56 | D57 | D58 | D59 | D60 | D61 | D62 | D63 |
| AC0 ₇ | AC1 ₇ | AC2 ₇ | AC3 ₇ | AC4 ₇ | AC5 ₇ | AC6 ₇ | AC7 ₇ | AC0 ₈ | AC1 ₈ | AC2 ₈ | AC3 ₈ | AC4 ₈ | AC5 ₈ | AC6 ₈ | AC7 ₈ |

| Code | | | | | | | | | | | | | | | |
|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|
| D64 | D65 | D66 | D67 | D68 | D69 | D70 | D71 | D72 | D73 | D74 | D75 | D76 | D77 | D78 | D79 |
| AC0 ₉ | AC1 ₉ | AC2 ₉ | AC3 ₉ | AC4 ₉ | AC5 ₉ | AC6 ₉ | AC7 ₉ | AC0 ₁₀ | AC1 ₁₀ | AC2 ₁₀ | AC3 ₁₀ | AC4 ₁₀ | AC5 ₁₀ | AC6 ₁₀ | AC7 ₁₀ |

| Code | | | | | | | | | | | | | | | |
|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|
| D80 | D81 | D82 | D83 | D84 | D85 | D86 | D87 | D88 | D89 | D90 | D91 | D92 | D93 | D94 | D95 |
| AC0 ₁₁ | AC1 ₁₁ | AC2 ₁₁ | AC3 ₁₁ | AC4 ₁₁ | AC5 ₁₁ | AC6 ₁₁ | AC7 ₁₁ | AC0 ₁₂ | AC1 ₁₂ | AC2 ₁₂ | AC3 ₁₂ | AC4 ₁₂ | AC5 ₁₂ | AC6 ₁₂ | AC7 ₁₂ |

| Code | | | | | | | | | | | | | | | |
|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|
| D96 | D97 | D98 | D99 | D100 | D101 | D102 | D103 | D104 | D105 | D106 | D107 | D108 | D109 | D110 | D111 |
| AC0 ₁₃ | AC1 ₁₃ | AC2 ₁₃ | AC3 ₁₃ | AC4 ₁₃ | AC5 ₁₃ | AC6 ₁₃ | AC7 ₁₃ | AC0 ₁₄ | AC1 ₁₄ | AC2 ₁₄ | AC3 ₁₄ | AC4 ₁₄ | AC5 ₁₄ | AC6 ₁₄ | AC7 ₁₄ |

| Code | | | | | | | | | | | | | | | |
|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|
| D112 | D113 | D114 | D115 | D116 | D117 | D118 | D119 | D120 | D121 | D122 | D123 | D124 | D125 | D126 | D127 |
| AC0 ₁₅ | AC1 ₁₅ | AC2 ₁₅ | AC3 ₁₅ | AC4 ₁₅ | AC5 ₁₅ | AC6 ₁₅ | AC7 ₁₅ | AC0 ₁₆ | AC1 ₁₆ | AC2 ₁₆ | AC3 ₁₆ | AC4 ₁₆ | AC5 ₁₆ | AC6 ₁₆ | AC7 ₁₆ |

| Code | | | | | | | | | | | | | | | |
|------------------|------------------|------------------|------------------|------------------|------------------|------|------|------|------|------|------|------|------|------|------|
| D128 | D129 | D130 | D131 | D132 | D133 | D134 | D135 | D136 | D137 | D138 | D139 | D140 | D141 | D142 | D143 |
| DA0 ₁ | DA1 ₁ | DA2 ₁ | DA3 ₁ | DA4 ₁ | DA5 ₁ | X | X | 0 | 1 | X | 0 | 0 | 1 | 0 | 1 |

X: don't care

Correspondence between the DCRAM address and the DCRAM data

| DCRAM address | DCRAM data |
|---|--------------------------------------|
| DA0 ₁ to DA5 ₁ | AC0 ₁ to AC7 ₁ |
| (DA0 ₁ to DA5 ₁) + 1 | AC0 ₂ to AC7 ₂ |
| (DA0 ₁ to DA5 ₁) + 2 | AC0 ₃ to AC7 ₃ |
| (DA0 ₁ to DA5 ₁) + 3 | AC0 ₄ to AC7 ₄ |
| (DA0 ₁ to DA5 ₁) + 4 | AC0 ₅ to AC7 ₅ |
| (DA0 ₁ to DA5 ₁) + 5 | AC0 ₆ to AC7 ₆ |
| (DA0 ₁ to DA5 ₁) + 6 | AC0 ₇ to AC7 ₇ |
| (DA0 ₁ to DA5 ₁) + 7 | AC0 ₈ to AC7 ₈ |

| DCRAM address | DCRAM data |
|--|--|
| (DA0 ₁ to DA5 ₁) + 8 | AC0 ₉ to AC7 ₉ |
| (DA0 ₁ to DA5 ₁) + 9 | AC0 ₁₀ to AC7 ₁₀ |
| (DA0 ₁ to DA5 ₁) + 10 | AC0 ₁₁ to AC7 ₁₁ |
| (DA0 ₁ to DA5 ₁) + 11 | AC0 ₁₂ to AC7 ₁₂ |
| (DA0 ₁ to DA5 ₁) + 12 | AC0 ₁₃ to AC7 ₁₃ |
| (DA0 ₁ to DA5 ₁) + 13 | AC0 ₁₄ to AC7 ₁₄ |
| (DA0 ₁ to DA5 ₁) + 14 | AC0 ₁₅ to AC7 ₁₅ |
| (DA0 ₁ to DA5 ₁) + 15 | AC0 ₁₆ to AC7 ₁₆ |

LC75810E/T

• ALATCH data write …… <Write data to the ALATCH>

| Code | | | | | | | | | | | | | | | |
|------|-----|-----|-----|-----|-----|-----|-----|-----|------|------|------|------|------|------|------|
| D56 | D57 | D58 | D59 | D60 | D61 | D62 | D63 | D64 | D65 | D66 | D67 | D68 | D69 | D70 | D71 |
| AD1 | AD2 | AD3 | AD4 | AD5 | AD6 | AD7 | AD8 | AD9 | AD10 | AD11 | AD12 | AD13 | AD14 | AD15 | AD16 |

| Code | | | | | | | | | | | | | | | |
|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| D72 | D73 | D74 | D75 | D76 | D77 | D78 | D79 | D80 | D81 | D82 | D83 | D84 | D85 | D86 | D87 |
| AD17 | AD18 | AD19 | AD20 | AD21 | AD22 | AD23 | AD24 | AD25 | AD26 | AD27 | AD28 | AD29 | AD30 | AD31 | AD32 |

| Code | | | | | | | | | | | | | | | |
|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| D88 | D89 | D90 | D91 | D92 | D93 | D94 | D95 | D96 | D97 | D98 | D99 | D100 | D101 | D102 | D103 |
| AD33 | AD34 | AD35 | AD36 | AD37 | AD38 | AD39 | AD40 | AD41 | AD42 | AD43 | AD44 | AD45 | AD46 | AD47 | AD48 |

| Code | | | | | | | | | | | | | | | |
|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| D104 | D105 | D106 | D107 | D108 | D109 | D110 | D111 | D112 | D113 | D114 | D115 | D116 | D117 | D118 | D119 |
| AD49 | AD50 | AD51 | AD52 | AD53 | AD54 | AD55 | AD56 | AD57 | AD58 | AD59 | AD60 | AD61 | AD62 | AD63 | AD64 |

| Code | | | | | | | | | | | | | | | |
|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| D120 | D121 | D122 | D123 | D124 | D125 | D126 | D127 | D128 | D129 | D130 | D131 | D132 | D133 | D134 | D135 |
| AD65 | AD66 | AD67 | AD68 | AD69 | AD70 | AD71 | AD72 | AD73 | AD74 | AD75 | AD76 | AD77 | AD78 | AD79 | AD80 |


| Code | | | | | | | |
|------|------|------|------|------|------|------|------|
| D136 | D137 | D138 | D139 | D140 | D141 | D142 | D143 |
| X | X | X | 0 | 0 | 1 | 1 | 0 |

X: don't care

AD1 to AD80: ADATA display data


In addition to the 5 × 7, 5 × 8, 5 × 9, 6 × 7, 6 × 8, or 6 × 9 dot matrix display data (MDATA), the LC75810E/T also supports an accessory display of 5 or 6 segments (ADATA) at each display digit, and allows arbitrary data to be displayed directly without going through CGROM or CGRAM. The figure below shows the correspondence between that data and the display. When AD_n = 1 (where n is an integer between 1 and 80), the segment corresponding to that data will be turned on.

5-dot font width (5 × 7, 5 × 8, or 5 × 9 dots)



LC75810E/T

6-dot font width (6 × 7, 6 × 8, or 6 × 9 dots)



Correspondence between ADATA and the output pins

| ADATA | Corresponding output pin |
|-------|--------------------------|
| AD1 | S1 |
| AD2 | S2 |
| AD3 | S3 |
| AD4 | S4 |
| AD5 | S5 |
| AD6 | S6 |
| AD7 | S7 |
| AD8 | S8 |
| AD9 | S9 |
| AD10 | S10 |
| AD11 | S11 |
| AD12 | S12 |
| AD13 | S13 |
| AD14 | S14 |
| AD15 | S15 |
| AD16 | S16 |
| AD17 | S17 |
| AD18 | S18 |
| AD19 | S19 |
| AD20 | S20 |
| AD21 | S21 |
| AD22 | S22 |
| AD23 | S23 |
| AD24 | S24 |
| AD25 | S25 |
| AD26 | S26 |
| AD27 | S27 |
| AD28 | S28 |
| AD29 | S29 |
| AD30 | S30 |

| ADATA | Corresponding output pin |
|-------|--------------------------|
| AD31 | S31 |
| AD32 | S32 |
| AD33 | S33 |
| AD34 | S34 |
| AD35 | S35 |
| AD36 | S36 |
| AD37 | S37 |
| AD38 | S38 |
| AD39 | S39 |
| AD40 | S40 |
| AD41 | S41 |
| AD42 | S42 |
| AD43 | S43 |
| AD44 | S44 |
| AD45 | S45 |
| AD46 | S46 |
| AD47 | S47 |
| AD48 | S48 |
| AD49 | S49 |
| AD50 | S50 |
| AD51 | S51 |
| AD52 | S52 |
| AD53 | S53 |
| AD54 | S54 |
| AD55 | S55 |
| AD56 | S56 |
| AD57 | S57 |
| AD58 | S58 |
| AD59 | S59 |
| AD60 | S60 |

| ADATA | Corresponding output pin |
|-------|--------------------------|
| AD61 | S61 |
| AD62 | S62 |
| AD63 | S63 |
| AD64 | S64 |
| AD65 | S65 |
| AD66 | S66 |
| AD67 | S67 |
| AD68 | S68 |
| AD69 | S69 |
| AD70 | S70 |
| AD71 | S71 |
| AD72 | S72 |
| AD73 | S73 |
| AD74 | S74 |
| AD75 | S75 |
| AD76 | S76 |
| AD77 | S77 |
| AD78 | S78 |
| AD79 | S79 |
| AD80 | S80 |

LC75810E/T

• CGRAM data write …… <Specifies the CGRAM address and stores data at that address.>

| Code | | | | | | | | | | | | | | | |
|------|-----|-----|-----|-----|-----|-----|-----|-----|------|------|------|------|------|------|------|
| D80 | D81 | D82 | D83 | D84 | D85 | D86 | D87 | D88 | D89 | D90 | D91 | D92 | D93 | D94 | D95 |
| CD1 | CD2 | CD3 | CD4 | CD5 | CD6 | CD7 | CD8 | CD9 | CD10 | CD11 | CD12 | CD13 | CD14 | CD15 | CD16 |

| Code | | | | | | | | | | | | | | | |
|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| D96 | D97 | D98 | D99 | D100 | D101 | D102 | D103 | D104 | D105 | D106 | D107 | D108 | D109 | D110 | D111 |
| CD17 | CD18 | CD19 | CD20 | CD21 | CD22 | CD23 | CD24 | CD25 | CD26 | CD27 | CD28 | CD29 | CD30 | CD31 | CD32 |

| Code | | | | | | | | | | | | | | | |
|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| D112 | D113 | D114 | D115 | D116 | D117 | D118 | D119 | D120 | D121 | D122 | D123 | D124 | D125 | D126 | D127 |
| CD33 | CD34 | CD35 | CD36 | CD37 | CD38 | CD39 | CD40 | CD41 | CD42 | CD43 | CD44 | CD45 | X | X | X |

| Code | | | | | | | | | | | | | | | |
|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| D128 | D129 | D130 | D131 | D132 | D133 | D134 | D135 | D136 | D137 | D138 | D139 | D140 | D141 | D142 | D143 |
| CA0 | CA1 | CA2 | CA3 | CA4 | CA5 | CA6 | CA7 | WM | X | X | 0 | 0 | 1 | 1 | 1 |

X: don't care

CA0 to CA7: CGRAM address

| | | | | | | | |
|-----|-----|-----|-----|-----|-----|-----|-----|
| CA0 | CA1 | CA2 | CA3 | CA4 | CA5 | CA6 | CA7 |
|-----|-----|-----|-----|-----|-----|-----|-----|

| | | |
|-----------------------|--|----------------------|
| LSB | | MSB |
| ↑ | | ↑ |
| Least significant bit | | Most significant bit |

CD1 to CD45: CGRAM data (5×7 , 5×8 , or 5×9 dot matrix display data)

The bit CDn (where n is an integer between 1 and 45) corresponds to the 5×7 , 5×8 , or 5×9 dot matrix display data. The figure below shows that correspondence. When CDn is 1, the dots which correspond to that data will be turned on.

| | | | | |
|------|------|------|------|------|
| CD1 | CD2 | CD3 | CD4 | CD5 |
| CD6 | CD7 | CD8 | CD9 | CD10 |
| CD11 | CD12 | CD13 | CD14 | CD15 |
| CD16 | CD17 | CD18 | CD19 | CD20 |
| CD21 | CD22 | CD23 | CD24 | CD25 |
| CD26 | CD27 | CD28 | CD29 | CD30 |
| CD31 | CD32 | CD33 | CD34 | CD35 |
| CD36 | CD37 | CD38 | CD39 | CD40 |
| CD41 | CD42 | CD43 | CD44 | CD45 |


*22: CD1 to CD35: 5×7 dot matrix display data
 CD1 to CD40: 5×8 dot matrix display data
 CD1 to CD45: 5×9 dot matrix display data

LC75810E/T


WM: Sets the method of writing data to CGRAM.

| WM | CGRAM data write method |
|----|--|
| 0 | Normal CGRAM data write (Specifies a CGRAM address and write a CGRAM data.) |
| 1 | Double write mode CGRAM data write (Specifies two CGRAM addresses and writes two CGRAM data to those addresses.) |

*23: • CGRAM data write method when WM is 0.



• CGRAM data write method when WM is 1.



Note that the instruction execution times of 27 μs and 40.5 μs apply when $f_{osc} = 300 \text{ kHz}$, and that these times will differ when the oscillator frequency f_{osc} differs.

Data format (6) (64 bits)

| Code | | | | | | | | | | | | | | | |
|------|-----|-----|-----|-----|-----|-----|-----|-----|------|------|------|------|------|------|------|
| D80 | D81 | D82 | D83 | D84 | D85 | D86 | D87 | D88 | D89 | D90 | D91 | D92 | D93 | D94 | D95 |
| CD1 | CD2 | CD3 | CD4 | CD5 | CD6 | CD7 | CD8 | CD9 | CD10 | CD11 | CD12 | CD13 | CD14 | CD15 | CD16 |

| Code | | | | | | | | | | | | | | | |
|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| D96 | D97 | D98 | D99 | D100 | D101 | D102 | D103 | D104 | D105 | D106 | D107 | D108 | D109 | D110 | D111 |
| CD17 | CD18 | CD19 | CD20 | CD21 | CD22 | CD23 | CD24 | CD25 | CD26 | CD27 | CD28 | CD29 | CD30 | CD31 | CD32 |

| Code | | | | | | | | | | | | | | | |
|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| D112 | D113 | D114 | D115 | D116 | D117 | D118 | D119 | D120 | D121 | D122 | D123 | D124 | D125 | D126 | D127 |
| CD33 | CD34 | CD35 | CD36 | CD37 | CD38 | CD39 | CD40 | CD41 | CD42 | CD43 | CD44 | CD45 | X | X | X |

| Code | | | | | | | | | | | | | | | |
|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| D128 | D129 | D130 | D131 | D132 | D133 | D134 | D135 | D136 | D137 | D138 | D139 | D140 | D141 | D142 | D143 |
| CA0 | CA1 | CA2 | CA3 | CA4 | CA5 | CA6 | CA7 | 0 | X | X | 0 | 0 | 1 | 1 | 1 |

X: don't care

LC75810E/T

Data format (7) (120 bits)

| Code | | | | | | | | | | | | | | | |
|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|
| D24 | D25 | D26 | D27 | D28 | D29 | D30 | D31 | D32 | D33 | D34 | D35 | D36 | D37 | D38 | D39 |
| CD1 ₁ | CD2 ₁ | CD3 ₁ | CD4 ₁ | CD5 ₁ | CD6 ₁ | CD7 ₁ | CD8 ₁ | CD9 ₁ | CD10 ₁ | CD11 ₁ | CD12 ₁ | CD13 ₁ | CD14 ₁ | CD15 ₁ | CD16 ₁ |

| Code | | | | | | | | | | | | | | | |
|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|
| D40 | D41 | D42 | D43 | D44 | D45 | D46 | D47 | D48 | D49 | D50 | D51 | D52 | D53 | D54 | D55 |
| CD17 ₁ | CD18 ₁ | CD19 ₁ | CD20 ₁ | CD21 ₁ | CD22 ₁ | CD23 ₁ | CD24 ₁ | CD25 ₁ | CD26 ₁ | CD27 ₁ | CD28 ₁ | CD29 ₁ | CD30 ₁ | CD31 ₁ | CD32 ₁ |

| Code | | | | | | | | | | | | | | | |
|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-----|-----|-----|
| D56 | D57 | D58 | D59 | D60 | D61 | D62 | D63 | D64 | D65 | D66 | D67 | D68 | D69 | D70 | D71 |
| CD33 ₁ | CD34 ₁ | CD35 ₁ | CD36 ₁ | CD37 ₁ | CD38 ₁ | CD39 ₁ | CD40 ₁ | CD41 ₁ | CD42 ₁ | CD43 ₁ | CD44 ₁ | CD45 ₁ | X | X | X |

| Code | | | | | | | | | | | | | | | |
|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|
| D72 | D73 | D74 | D75 | D76 | D77 | D78 | D79 | D80 | D81 | D82 | D83 | D84 | D85 | D86 | D87 |
| CA0 ₁ | CA1 ₁ | CA2 ₁ | CA3 ₁ | CA4 ₁ | CA5 ₁ | CA6 ₁ | CA7 ₁ | CD1 ₂ | CD2 ₂ | CD3 ₂ | CD4 ₂ | CD5 ₂ | CD6 ₂ | CD7 ₂ | CD8 ₂ |

| Code | | | | | | | | | | | | | | | |
|------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|
| D88 | D89 | D90 | D91 | D92 | D93 | D94 | D95 | D96 | D97 | D98 | D99 | D100 | D101 | D102 | D103 |
| CD9 ₂ | CD10 ₂ | CD11 ₂ | CD12 ₂ | CD13 ₂ | CD14 ₂ | CD15 ₂ | CD16 ₂ | CD17 ₂ | CD18 ₂ | CD19 ₂ | CD20 ₂ | CD21 ₂ | CD22 ₂ | CD23 ₂ | CD24 ₂ |

| Code | | | | | | | | | | | | | | | |
|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|
| D104 | D105 | D106 | D107 | D108 | D109 | D110 | D111 | D112 | D113 | D114 | D115 | D116 | D117 | D118 | D119 |
| CD25 ₂ | CD26 ₂ | CD27 ₂ | CD28 ₂ | CD29 ₂ | CD30 ₂ | CD31 ₂ | CD32 ₂ | CD33 ₂ | CD34 ₂ | CD35 ₂ | CD36 ₂ | CD37 ₂ | CD38 ₂ | CD39 ₂ | CD40 ₂ |

| Code | | | | | | | | | | | | | | | |
|-------------------|-------------------|-------------------|-------------------|-------------------|------|------|------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|
| D120 | D121 | D122 | D123 | D124 | D125 | D126 | D127 | D128 | D129 | D130 | D131 | D132 | D133 | D134 | D135 |
| CD41 ₂ | CD42 ₂ | CD43 ₂ | CD44 ₂ | CD45 ₂ | X | X | X | CA0 ₂ | CA1 ₂ | CA2 ₂ | CA3 ₂ | CA4 ₂ | CA5 ₂ | CA6 ₂ | CA7 ₂ |

| Code | | | | | | | |
|------|------|------|------|------|------|------|------|
| D136 | D137 | D138 | D139 | D140 | D141 | D142 | D143 |
| 1 | X | X | 0 | 0 | 1 | 1 | 1 |

X: don't care

Correspondence between the CGRAM address and the CGRAM data

| | |
|--------------------------------------|---------------------------------------|
| CGRAM address | CGRAM data |
| CA0 ₁ to CA7 ₁ | CD1 ₁ to CD45 ₁ |
| CA0 ₂ to CA7 ₂ | CD1 ₂ to CD45 ₂ |

LC75810E/T

- Set display contrast <Sets the display contrast.>

| Code | | | | | | | | | | | | | | | |
|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| D128 | D129 | D130 | D131 | D132 | D133 | D134 | D135 | D136 | D137 | D138 | D139 | D140 | D141 | D142 | D143 |
| CT0 | CT1 | CT2 | CT3 | X | X | X | X | CTC | X | X | 0 | 1 | 0 | 0 | 0 |

X: don't care

CT0 to CT3: Sets the display contrast (11 steps)

| CT0 | CT1 | CT2 | CT3 | LCD drive 4/4 bias voltage supply V_{LCD0} level |
|-----|-----|-----|-----|--|
| 0 | 0 | 0 | 0 | $0.94V_{LCD} = V_{LCD} - (0.03V_{LCD} \times 2)$ |
| 1 | 0 | 0 | 0 | $0.91V_{LCD} = V_{LCD} - (0.03V_{LCD} \times 3)$ |
| 0 | 1 | 0 | 0 | $0.88V_{LCD} = V_{LCD} - (0.03V_{LCD} \times 4)$ |
| 1 | 1 | 0 | 0 | $0.85V_{LCD} = V_{LCD} - (0.03V_{LCD} \times 5)$ |
| 0 | 0 | 1 | 0 | $0.82V_{LCD} = V_{LCD} - (0.03V_{LCD} \times 6)$ |
| 1 | 0 | 1 | 0 | $0.79V_{LCD} = V_{LCD} - (0.03V_{LCD} \times 7)$ |
| 0 | 1 | 1 | 0 | $0.76V_{LCD} = V_{LCD} - (0.03V_{LCD} \times 8)$ |
| 1 | 1 | 1 | 0 | $0.73V_{LCD} = V_{LCD} - (0.03V_{LCD} \times 9)$ |
| 0 | 0 | 0 | 1 | $0.70V_{LCD} = V_{LCD} - (0.03V_{LCD} \times 10)$ |
| 1 | 0 | 0 | 1 | $0.67V_{LCD} = V_{LCD} - (0.03V_{LCD} \times 11)$ |
| 0 | 1 | 0 | 1 | $0.64V_{LCD} = V_{LCD} - (0.03V_{LCD} \times 12)$ |

CTC: Sets the display contrast adjustment circuit state

| CTC | Display contrast adjustment circuit state |
|-----|---|
| 0 | The display contrast adjustment circuit is disabled, and the V_{LCD0} pin level is forced to the V_{LCD} level. |
| 1 | The display contrast adjustment circuit operates, and the display contrast is adjusted. |

Note that although the display contrast can be adjusted by operating the built-in display contrast adjustment circuit, it is also possible to be adjusted by varying the voltage level on the LCD driver block power supply V_{LCD} pin. However, the level on V_{LCD0} must be greater than or equal to 4.5V.

Notes on the Power On and Power Off Sequences

The following sequences must be observed when power is turned on and off. (See Figure 3.)

- At power on: Logic block power supply (V_{DD}) on → LCD driver block power supply (V_{LCD}) on.
- At power off: LCD driver block power supply (V_{LCD}) off → Logic block power supply (V_{DD}) off.

However, if the logic and LCD driver block use a shared power supply, then the power supplies can be turned on and off at the same time.





Figure 3

1/8 Duty, 1/4 Bias Drive Technique




$$T8 = \frac{1}{f8}$$

When a "set display technique" instruction with FC = 0 is executed: $f8 = \frac{fosc}{3072}$

When a "set display technique" instruction with FC = 1 is executed: $f8 = \frac{fosc}{1536}$

1/9 Duty, 1/4 Bias Drive Technique




$$T_9 = \frac{1}{f_9}$$

When a "set display technique" instruction with FC = 0 is executed: $f_9 = \frac{f_{osc}}{3456}$

When a "set display technique" instruction with FC = 1 is executed: $f_9 = \frac{f_{osc}}{1728}$

1/10 Duty, 1/4 Bias Drive Technique




$$T_{10} = \frac{1}{f_{10}}$$

When a "set display technique" instruction with FC = 0 is executed: $f_{10} = \frac{f_{osc}}{3840}$

When a "set display technique" instruction with FC = 1 is executed: $f_{10} = \frac{f_{osc}}{1920}$


Sample Application Circuit 1

5 × 7 dot matrix, 1/8 duty, 1/4 bias drive (for use with normal panels)




Sample Application Circuit 2

5 × 7 dot matrix, 1/8 duty, 1/4 bias drive (for use with large panels)




Sample Application Circuit 3

5 × 8 dot matrix, 1/9 duty, 1/4 bias drive (for use with normal panels)




Sample Application Circuit 4

5 × 8 dot matrix, 1/9 duty, 1/4 bias drive (for use with large panels)




Sample Application Circuit 5

5 × 9 dot matrix, 1/10 duty, 1/4 bias drive (for use with normal panels)




Sample Application Circuit 6

5 × 9 dot matrix, 1/10 duty, 1/4 bias drive (for use with large panels)




Sample Application Circuit 7

6 × 7 dot matrix, 1/8 duty, 1/4 bias drive (for use with normal panels)




Sample Application Circuit 8

6 × 7 dot matrix, 1/8 duty, 1/4 bias drive (for use with large panels)




Sample Application Circuit 9

6 × 8 dot matrix, 1/9 duty, 1/4 bias drive (for use with normal panels)




Sample Application Circuit 10

6 × 8 dot matrix, 1/9 duty, 1/4 bias drive (for use with large panels)




Sample Application Circuit 11

6 × 9 dot matrix, 1/10 duty, 1/4 bias drive (for use with normal panels)



Sample Application Circuit 12

6 × 9 dot matrix, 1/10 duty, 1/4 bias drive (for use with large panels)



Sample 1 showing the Correspondence between Instructions and the Display (Using the LC75810-8725 with a 5 × 7 dots, 16 digits × 1 line display)

| No. | Instruction (hexadecimal) | | MSB D112 to D115 D116 to D119 D120 to D123 D124 to D127 D28 to D31 D32 to D35 D36 to D39 D40 to D43 | Display | Operation |
|-----|---|--|--|---------|---|
| | LSB | | | | |
| 1 | Power application (initialization with the $\overline{\text{RES}}$ pin) | | | | Initializes the IC. The display is in the off state. |
| 2 | Set display technique | | 1 0 0 8 | | Sets to the 1/8 duty 1/4 bias display technique, the 32 digits × 2 lines display structure, and the 5-dot font width at each digit. |
| 3 | DCRAM data write (normal increment mode) | | 3 5 0 0 1 A | | Writes the display data "S" to DCRAM address 00H. |
| 4 | DCRAM data write (normal increment mode) | | 1 1 4 | | Writes the display data "A" to DCRAM address 01H. |
| 5 | DCRAM data write (normal increment mode) | | E 4 | | Writes the display data "N" to DCRAM address 02H. |
| 6 | DCRAM data write (normal increment mode) | | 9 5 | | Writes the display data "Y" to DCRAM address 03H. |
| 7 | DCRAM data write (normal increment mode) | | F 4 | | Writes the display data "O" to DCRAM address 04H. |
| 8 | DCRAM data write (normal increment mode) | | 0 2 | | Writes the display data " " to DCRAM address 05H. |
| 9 | DCRAM data write (normal increment mode) | | 9 4 | | Writes the display data "I" to DCRAM address 06H. |
| 10 | DCRAM data write (normal increment mode) | | 3 4 | | Writes the display data "C" to DCRAM address 07H. |
| 11 | DCRAM data write (normal increment mode) | | 0 2 | | Writes the display data " " to DCRAM address 08H. |
| 12 | DCRAM data write (normal increment mode) | | C 4 | | Writes the display data "L" to DCRAM address 09H. |
| 13 | DCRAM data write (normal increment mode) | | 3 4 | | Writes the display data "C" to DCRAM address 0AH. |
| 14 | DCRAM data write (normal increment mode) | | 7 3 | | Writes the display data "7" to DCRAM address 0BH. |
| 15 | DCRAM data write (normal increment mode) | | 5 3 | | Writes the display data "5" to DCRAM address 0CH. |
| 16 | DCRAM data write (normal increment mode) | | 8 3 | | Writes the display data "8" to DCRAM address 0DH. |
| 17 | DCRAM data write (normal increment mode) | | 1 3 | | Writes the display data "1" to DCRAM address 0EH. |

Continued on next page.

Continued from preceding page.

| No. | Instruction (hexadecimal) | | MSB | Display | Operation |
|-----|---|--|-----|---------|---|
| | LSB | | | | |
| | D112 ₁₆ D119 ₁₆ D116 ₁₆ D119 ₁₆ D120 ₁₆ D123 ₁₆ D124 ₁₆ D127 ₁₆ D128 ₁₆ D131 ₁₆ D132 ₁₆ D135 ₁₆ D136 ₁₆ D139 ₁₆ D140 ₁₆ D143 ₁₆ | | | | |
| 18 | DCRAM data write (normal increment mode) | | 0 3 | | Writes the display data "0" to DCRAM address 0FH. |
| 19 | DCRAM data write (normal increment mode) | | 0 2 | | Writes the display data " " to DCRAM address 10H. |
| 20 | DCRAM data write (normal increment mode) | | C 4 | | Writes the display data "L" to DCRAM address 11H. |
| 21 | DCRAM data write (normal increment mode) | | 3 4 | | Writes the display data "C" to DCRAM address 12H. |
| 22 | DCRAM data write (normal increment mode) | | 4 4 | | Writes the display data "D" to DCRAM address 13H. |
| 23 | DCRAM data write (normal increment mode) | | 0 2 | | Writes the display data " " to DCRAM address 14H. |
| 24 | DCRAM data write (normal increment mode) | | 4 4 | | Writes the display data "D" to DCRAM address 15H. |
| 25 | DCRAM data write (normal increment mode) | | 2 5 | | Writes the display data "R" to DCRAM address 16H. |
| 26 | DCRAM data write (normal increment mode) | | 9 4 | | Writes the display data "I" to DCRAM address 17H. |
| 27 | DCRAM data write (normal increment mode) | | 6 5 | | Writes the display data "V" to DCRAM address 18H. |
| 28 | DCRAM data write (normal increment mode) | | 5 4 | | Writes the display data "E" to DCRAM address 19H. |
| 29 | DCRAM data write (normal increment mode) | | 2 5 | | Writes the display data "R" to DCRAM address 1AH. |
| 30 | DCRAM data write (normal increment mode) | | 0 2 | | Writes the display data " " to DCRAM address 1BH. |
| 31 | DCRAM data write (normal increment mode) | | 0 2 | | Writes the display data " " to DCRAM address 1CH. |
| 32 | DCRAM data write (normal increment mode) | | 0 2 | | Writes the display data " " to DCRAM address 1DH. |
| 33 | DCRAM data write (normal increment mode) | | 0 2 | | Writes the display data " " to DCRAM address 1EH. |
| 34 | DCRAM data write (normal increment mode) | | 0 2 | | Writes the display data " " to DCRAM address 1FH. |

Continued on next page.

Continued from preceding page.

| No. | Instruction (hexadecimal) | | | | | MSB D14 to D13 | MSB D14 to D13 | Operation | | | | | | | | |
|-----|--|-----------|----------|----------|------------|-------------------|-------------------|---|---|---|---|---|---|---|---|---|
| | D15 to D12 | D11 to D8 | D7 to D4 | D3 to D0 | D15 to D13 | | | | | | | | | | | |
| 35 | DCRAM data write (normal increment mode) | | | | | 4 | 4 | Writes the display data "D" to DCRAM address 20H. | | | | | | | | |
| 36 | DCRAM data write (normal increment mode) | | | | | F | 4 | Writes the display data "O" to DCRAM address 21H. | | | | | | | | |
| 37 | DCRAM data write (normal increment mode) | | | | | 4 | 5 | Writes the display data "T" to DCRAM address 22H. | | | | | | | | |
| 38 | DCRAM data write (normal increment mode) | | | | | 0 | 2 | Writes the display data " " to DCRAM address 23H. | | | | | | | | |
| 39 | DCRAM data write (normal increment mode) | | | | | D | 4 | Writes the display data "M" to DCRAM address 24H. | | | | | | | | |
| 40 | DCRAM data write (normal increment mode) | | | | | 1 | 4 | Writes the display data "A" to DCRAM address 25H. | | | | | | | | |
| 41 | DCRAM data write (normal increment mode) | | | | | 4 | 5 | Writes the display data "T" to DCRAM address 26H. | | | | | | | | |
| 42 | DCRAM data write (normal increment mode) | | | | | 2 | 5 | Writes the display data "R" to DCRAM address 27H. | | | | | | | | |
| 43 | DCRAM data write (normal increment mode) | | | | | 9 | 4 | Writes the display data "I" to DCRAM address 28H. | | | | | | | | |
| 44 | DCRAM data write (normal increment mode) | | | | | 8 | 5 | Writes the display data "X" to DCRAM address 29H. | | | | | | | | |
| 45 | DCRAM data write (normal increment mode) | | | | | 0 | 2 | Writes the display data " " to DCRAM address 2AH. | | | | | | | | |
| 46 | DCRAM data write (normal increment mode) | | | | | 4 | 5 | Writes the display data "T" to DCRAM address 2BH. | | | | | | | | |
| 47 | DCRAM data write (normal increment mode) | | | | | 9 | 5 | Writes the display data "Y" to DCRAM address 2CH. | | | | | | | | |
| 48 | DCRAM data write (normal increment mode) | | | | | 0 | 5 | Writes the display data "P" to DCRAM address 2DH. | | | | | | | | |
| 49 | DCRAM data write (normal increment mode) | | | | | 5 | 4 | Writes the display data "E" to DCRAM address 2EH. | | | | | | | | |
| 50 | DCRAM data write (normal increment mode) | | | | | 0 | 2 | Writes the display data " " to DCRAM address 2FH. | | | | | | | | |
| 51 | Set AC and SC addresses | | | | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 2 | Set AC to the DCRAM address 00H, SC to the horizontal dot address 0H and the vertical dot address 0H. |

Continued on next page.

Continued from preceding page

| No. | Instruction (hexadecimal) | | | | MSB | | | | Operation |
|-----|---------------------------|--------------|--------------|--------------|--------------|--------------|--------------|---------|---|
| | D112 to D114 | D120 to D123 | D124 to D127 | D128 to D131 | D132 to D135 | D136 to D139 | D140 to D143 | Display | |
| 52 | | F | F | F | F | 1 | 4 | | Turns on the LCD for all digits (16 digits) in MDATA. |
| 53 | | 3 | 0 | 0 | 0 | 0 | C | | Shifts just the MDATA display three dots to the left. |
| 54 | | 3 | 0 | 0 | 0 | 0 | C | | Shifts just the MDATA display three dots to the left. |
| 55 | | 3 | 0 | 0 | 0 | 0 | C | | Shifts just the MDATA display three dots to the left. |
| 56 | | 3 | 0 | 0 | 0 | 0 | C | | Shifts just the MDATA display three dots to the left. |
| 57 | | 3 | 0 | 0 | 0 | 0 | C | | Shifts just the MDATA display three dots to the left. |
| 58 | | 3 | 0 | 0 | 0 | 0 | C | | Shifts just the MDATA display three dots to the left. |
| 59 | | 3 | 0 | 0 | 0 | 0 | C | | Shifts just the MDATA display three dots to the left. |
| 60 | | 3 | 0 | 0 | 0 | 0 | C | | Shifts just the MDATA display three dots to the left. |
| 61 | | 3 | 0 | 0 | 0 | 0 | C | | Shifts just the MDATA display three dots to the left. |
| 62 | | 3 | 0 | 0 | 0 | 0 | C | | Shifts just the MDATA display three dots to the left. |
| 63 | | 3 | 0 | 0 | 0 | 0 | C | | Shifts just the MDATA display three dots to the left. |
| 64 | | 3 | 0 | 0 | 0 | 0 | C | | Shifts just the MDATA display three dots to the left. |
| 65 | | 3 | 0 | 0 | 0 | 0 | C | | Shifts just the MDATA display three dots to the left. |
| 66 | | 3 | 0 | 0 | 0 | 0 | C | | Shifts just the MDATA display three dots to the left. |
| 67 | | 3 | 0 | 0 | 0 | 0 | C | | Shifts just the MDATA display three dots to the left. |
| 68 | | 3 | 0 | 0 | 0 | 0 | C | | Shifts just the MDATA display three dots to the left. |

Continued on next page.

Continued from preceding page.

| No. | Instruction (hexadecimal) | | | | MSB D14 to D13 | Display | Operation |
|-----|---------------------------|-----------|----------|----------|-------------------|---------|--|
| | LSB D12 to D11 | D10 to D9 | D8 to D7 | D6 to D5 | | | |
| 69 | | 3 | 0 | 0 | 0 | 0 | Shifts just the MDATA display three dots to the left. |
| 70 | | 3 | 0 | 0 | 0 | 0 | Shifts just the MDATA display three dots to the left. |
| 71 | | 3 | 0 | 0 | 0 | 0 | Shifts just the MDATA display three dots to the left. |
| 72 | | 3 | 0 | 0 | 0 | 0 | Shifts just the MDATA display three dots to the left. |
| 73 | | 3 | 0 | 0 | 0 | 0 | Shifts just the MDATA display three dots to the left. |
| 74 | | 3 | 0 | 0 | 0 | 0 | Shifts just the MDATA display three dots to the left. |
| 75 | 0 | 0 | 0 | 0 | 0 | 0 | Sets AC to the DCRAM address 00H, SC to the horizontal dot address 0H and the vertical dot address 0H. |
| 76 | | 0 | 0 | 2 | 0 | 0 | Shifts just the MDATA display two dots to the up. |
| 77 | | 0 | 0 | 2 | 0 | 0 | Shifts just the MDATA display two dots to the up. |
| 78 | | 0 | 0 | 2 | 0 | 0 | Shifts just the MDATA display two dots to the up. |
| 79 | | 0 | 0 | 2 | 0 | 0 | Shifts just the MDATA display two dots to the up. |
| 80 | | 0 | 0 | 0 | 0 | 8 | Sets to power saving mode, turns off the LCD for all digits. |
| 81 | | F | F | F | F | 1 | Turns on the LCD for all digits (16 digits) in MDATA. |
| 82 | 0 | 0 | 0 | 0 | 0 | 0 | Sets AC to the DCRAM address 00H, SC to the horizontal dot address 0H and the vertical dot address 0H. |

Sample 2 showing the Correspondence between Instructions and the Display (Using the LC75810-8725 with a 6 x 7 dots, 13 digits x 1 line display)

| No | Instruction (hexadecimal) | | | | | | | | | | | | | MSB D140 to D143 | Display | Operation |
|----|---------------------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--|--|--|--|--|---------------------|---------|---|
| | D112 to D115 | D116 to D119 | D120 to D123 | D124 to D127 | D128 to D131 | D132 to D135 | D136 to D139 | D140 to D143 | Power application (initialization with the RES pin) | | | | | | | |
| 1 | | | | | | | | | | | | | | | | Initializes the IC. The display is in the off state. |
| 2 | | | | | | | | | | | | | | | | Sets to the 1/8 duty 1/4 bias display technique, the 32 digits x 2 lines display structure, and the 6-dot font width at each digit. |
| 3 | | | | | | | | | | | | | | | | Writes the display data "S" to DCRAM address 00H. |
| 4 | | | | | | | | | | | | | | | | Writes the display data "A" to DCRAM address 01H. |
| 5 | | | | | | | | | | | | | | | | Writes the display data "N" to DCRAM address 02H. |
| 6 | | | | | | | | | | | | | | | | Writes the display data "Y" to DCRAM address 03H. |
| 7 | | | | | | | | | | | | | | | | Writes the display data "O" to DCRAM address 04H. |
| 8 | | | | | | | | | | | | | | | | Writes the display data " " to DCRAM address 05H. |
| 9 | | | | | | | | | | | | | | | | Writes the display data "L" to DCRAM address 06H. |
| 10 | | | | | | | | | | | | | | | | Writes the display data "C" to DCRAM address 07H. |
| 11 | | | | | | | | | | | | | | | | Writes the display data "7" to DCRAM address 08H. |
| 12 | | | | | | | | | | | | | | | | Writes the display data "5" to DCRAM address 09H. |
| 13 | | | | | | | | | | | | | | | | Writes the display data "8" to DCRAM address 0AH. |
| 14 | | | | | | | | | | | | | | | | Writes the display data "1" to DCRAM address 0BH. |
| 15 | | | | | | | | | | | | | | | | Writes the display data "0" to DCRAM address 0CH. |
| 16 | | | | | | | | | | | | | | | | Writes the display data " " to DCRAM address 0DH. |
| 17 | | | | | | | | | | | | | | | | Writes the display data "L" to DCRAM address 0EH. |

Continued on next page.

Continued from preceding page.

| No. | Instruction (hexadecimal) | | | | MSB b7401eDf43 | Operation |
|-----|--|-----------------------|-----------------------|------------|-------------------|---|
| | b712 bD115 b716 bD119 | b720 bD123 b724 bD127 | b728 bD131 b732 bD135 | b7401eDf43 | | |
| 18 | DCRAM data write (normal increment mode) | | | | 3 4 | Writes the display data "C" to DCRAM address 0FH. |
| 19 | DCRAM data write (normal increment mode) | | | | 4 4 | Writes the display data "D" to DCRAM address 10H. |
| 20 | DCRAM data write (normal increment mode) | | | | 0 2 | Writes the display data " " to DCRAM address 11H. |
| 21 | DCRAM data write (normal increment mode) | | | | 4 4 | Writes the display data "D" to DCRAM address 12H. |
| 22 | DCRAM data write (normal increment mode) | | | | 2 5 | Writes the display data "R" to DCRAM address 13H. |
| 23 | DCRAM data write (normal increment mode) | | | | 9 4 | Writes the display data "I" to DCRAM address 14H. |
| 24 | DCRAM data write (normal increment mode) | | | | 6 5 | Writes the display data "V" to DCRAM address 15H. |
| 25 | DCRAM data write (normal increment mode) | | | | 5 4 | Writes the display data "E" to DCRAM address 16H. |
| 26 | DCRAM data write (normal increment mode) | | | | 2 5 | Writes the display data "R" to DCRAM address 17H. |
| 27 | DCRAM data write (normal increment mode) | | | | 0 2 | Writes the display data " " to DCRAM address 18H. |
| 28 | DCRAM data write (normal increment mode) | | | | 0 2 0 A | Writes the display data " " to DCRAM address 19H. |
| 29 | DCRAM data write (normal increment mode) | | | | 4 4 0 2 1 A | Writes the display data "D" to DCRAM address 20H. |
| 30 | DCRAM data write (normal increment mode) | | | | F 4 | Writes the display data "O" to DCRAM address 21H. |
| 31 | DCRAM data write (normal increment mode) | | | | 4 5 | Writes the display data "T" to DCRAM address 22H. |
| 32 | DCRAM data write (normal increment mode) | | | | 0 2 | Writes the display data " " to DCRAM address 23H. |
| 33 | DCRAM data write (normal increment mode) | | | | D 4 | Writes the display data "M" to DCRAM address 24H. |
| 34 | DCRAM data write (normal increment mode) | | | | 1 4 | Writes the display data "A" to DCRAM address 25H. |

Continued on next page.

Continued from preceding page.

| No. | Instruction (hexadecimal) | | | | | | | | | | MSB D140 to D143 | Operation |
|-----|--|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--|--|---------------------|--|
| | LSB D112 to D115 | D116 to D119 | D120 to D123 | D124 to D127 | D128 to D131 | D132 to D135 | D136 to D139 | D140 to D143 | | | | |
| 35 | DCRAM data write (normal increment mode) | | | | | | | | | | 4 5 | Writes the display data "T" to DCRAM address 26H. |
| 36 | DCRAM data write (normal increment mode) | | | | | | | | | | 2 5 | Writes the display data "R" to DCRAM address 27H. |
| 37 | DCRAM data write (normal increment mode) | | | | | | | | | | 9 4 | Writes the display data "I" to DCRAM address 28H. |
| 38 | DCRAM data write (normal increment mode) | | | | | | | | | | 8 5 | Writes the display data "X" to DCRAM address 29H. |
| 39 | DCRAM data write (normal increment mode) | | | | | | | | | | 0 2 | Writes the display data " " to DCRAM address 2AH. |
| 40 | DCRAM data write (normal increment mode) | | | | | | | | | | 0 2 | Writes the display data " " to DCRAM address 2BH. |
| 41 | DCRAM data write (normal increment mode) | | | | | | | | | | 0 2 0 A | Writes the display data " " to DCRAM address 2CH. |
| 42 | Set AC and SC addresses | | | | | | | | | | 0 0 0 0 0 0 0 2 | Seis AC to the DCRAM address 00H, SC to the horizontal dot address 0H and the vertical dot address 0H. |
| 43 | Display on/off control | | | | | | | | | | F F 1 1 4 | Turns on the LCD for all digits (13 digits) in MDATA . |
| 44 | Display scroll | | | | | | | | | | 3 0 0 0 0 0 0 C | Shifts just the MDATA display three dots to the left. |
| 45 | Display scroll | | | | | | | | | | 3 0 0 0 0 0 0 C | Shifts just the MDATA display three dots to the left. |
| 46 | Display scroll | | | | | | | | | | 3 0 0 0 0 0 0 C | Shifts just the MDATA display three dots to the left. |
| 47 | Display scroll | | | | | | | | | | 3 0 0 0 0 0 0 C | Shifts just the MDATA display three dots to the left. |
| 48 | Display scroll | | | | | | | | | | 3 0 0 0 0 0 0 C | Shifts just the MDATA display three dots to the left. |
| 49 | Display scroll | | | | | | | | | | 3 0 0 0 0 0 0 C | Shifts just the MDATA display three dots to the left. |
| 50 | Display scroll | | | | | | | | | | 3 0 0 0 0 0 0 C | Shifts just the MDATA display three dots to the left. |
| 51 | Display scroll | | | | | | | | | | 3 0 0 0 0 0 0 C | Shifts just the MDATA display three dots to the left. |

Continued on next page.

Continued from preceding page.


| No. | Instruction (hexadecimal) | | | | | | | | | | MSB D140 to D143 | Operation |
|-----|---------------------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|---------|--|---------------------|--|
| | D112 to D115 | D116 to D119 | D120 to D123 | D124 to D127 | D128 to D131 | D132 to D135 | D136 to D139 | D140 to D143 | Display | | | |
| 52 | Display scroll | | | | | | | | | | C | Shifts just the MDATA display three dots to the left. |
| 53 | Display scroll | | | | | | | | | | C | Shifts just the MDATA display three dots to the left. |
| 54 | Display scroll | | | | | | | | | | C | Shifts just the MDATA display three dots to the left. |
| 55 | Display scroll | | | | | | | | | | C | Shifts just the MDATA display three dots to the left. |
| 56 | Display scroll | | | | | | | | | | C | Shifts just the MDATA display three dots to the left. |
| 57 | Display scroll | | | | | | | | | | C | Shifts just the MDATA display three dots to the left. |
| 58 | Display scroll | | | | | | | | | | C | Shifts just the MDATA display three dots to the left. |
| 59 | Display scroll | | | | | | | | | | C | Shifts just the MDATA display three dots to the left. |
| 60 | Display scroll | | | | | | | | | | C | Shifts just the MDATA display three dots to the left. |
| 61 | Display scroll | | | | | | | | | | C | Shifts just the MDATA display three dots to the left. |
| 62 | Display scroll | | | | | | | | | | C | Shifts just the MDATA display three dots to the left. |
| 63 | Display scroll | | | | | | | | | | C | Shifts just the MDATA display three dots to the left. |
| 64 | Display scroll | | | | | | | | | | C | Shifts just the MDATA display three dots to the left. |
| 65 | Display scroll | | | | | | | | | | C | Shifts just the MDATA display three dots to the left. |
| 66 | Set AC and SC addresses | | | | | | | | | | 2 | Sets AC to the DCRAM address 00H, SC to the horizontal dot address 0H and the vertical dot address 0H. |
| 67 | Display scroll | | | | | | | | | | C | Shifts just the MDATA display two dots to the up. |
| 68 | Display scroll | | | | | | | | | | C | Shifts just the MDATA display two dots to the up. |

Continued on next page.

Continued from preceding page.

| No. | Instruction (hexadecimal) | | | | | | | | | | | MSB | Operation | | | | | | | | | | | | | | | | | | | | | | |
|-------------------------|--|--------------|--------------|--------------|--------------|--------------|--------------|--|--|--|--|-------------------------|-----------|--|--|--|--|--|--|--|--|--|--|---|---|---|---|---|---|---|--|--|--|--|--|
| | D112 to D119 | D120 to D123 | D124 to D127 | D128 to D131 | D132 to D135 | D136 to D139 | D140 to D143 | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 69 | <table border="1"> <tr> <td colspan="11">Display scroll</td> </tr> <tr> <td></td><td>0</td><td>0</td><td>2</td><td>0</td><td>0</td><td>0</td><td>C</td><td colspan="4"></td> </tr> </table> | | | | | | | | | | | Display scroll | | | | | | | | | | | | 0 | 0 | 2 | 0 | 0 | 0 | C | | | | | Shifts just the MDATA display two dots to the up. |
| Display scroll | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | 0 | 0 | 2 | 0 | 0 | 0 | C | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 70 | <table border="1"> <tr> <td colspan="11">Display scroll</td> </tr> <tr> <td></td><td>0</td><td>0</td><td>2</td><td>0</td><td>0</td><td>0</td><td>C</td><td colspan="4"></td> </tr> </table> | | | | | | | | | | | Display scroll | | | | | | | | | | | | 0 | 0 | 2 | 0 | 0 | 0 | C | | | | | Shifts just the MDATA display two dots to the up. |
| Display scroll | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | 0 | 0 | 2 | 0 | 0 | 0 | C | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 71 | <table border="1"> <tr> <td colspan="11">Display on/off control</td> </tr> <tr> <td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>8</td><td>4</td><td colspan="4"></td> </tr> </table> | | | | | | | | | | | Display on/off control | | | | | | | | | | | | 0 | 0 | 0 | 0 | 0 | 8 | 4 | | | | | Sets to power saving mode, turns off the LCD for all digits. |
| Display on/off control | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | 0 | 0 | 0 | 0 | 0 | 8 | 4 | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 72 | <table border="1"> <tr> <td colspan="11">Display on/off control</td> </tr> <tr> <td></td><td>F</td><td>F</td><td>F</td><td>1</td><td>1</td><td>4</td><td></td><td colspan="4"></td> </tr> </table> | | | | | | | | | | | Display on/off control | | | | | | | | | | | | F | F | F | 1 | 1 | 4 | | | | | | Turns on the LCD for all digits (13 digits) in MDATA. |
| Display on/off control | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | F | F | F | 1 | 1 | 4 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 73 | <table border="1"> <tr> <td colspan="11">Set AC and SC addresses</td> </tr> <tr> <td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>2</td><td colspan="4"></td> </tr> </table> | | | | | | | | | | | Set AC and SC addresses | | | | | | | | | | | | 0 | 0 | 0 | 0 | 0 | 0 | 2 | | | | | Sets AC to the DGRAM address 00H, SC to the horizontal dot address 0H and the vertical dot address 0H. |
| Set AC and SC addresses | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | 0 | 0 | 0 | 0 | 0 | 0 | 2 | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Display



Notes *26: In sample 2 showing the correspondence between instructions and the display, a 13 digits × 1 line 6 × 7 dot matrix LCD is used, and CGRAM and ALATCH are not used.
 *27: The data format will have the following format if super-increment mode is used for the "DCRAM data write" instructions (numbers 3 to 41) in sample 2 showing the correspondence between instructions and the display.
 Note that the sample below shows 39 characters of DCRAM data being divided into 3 separate "DCRAM data write" instruction executions in the super-increment mode.

| No. | Instruction | | | | | | | | | | | | | MSB | | | | | | | | | | |
|----------|---|------------|------------|------------|------------|------------|------------|------------|------------|------------|------------|------------|------------|-----|------------|------------|------------|------------|------------|------------|--------------|--------------|--------------|---|
| | D24 to D27 | D28 to D31 | D32 to D35 | D36 to D39 | D40 to D43 | D44 to D47 | D48 to D51 | D52 to D55 | D56 to D59 | D60 to D63 | D64 to D67 | D68 to D71 | D72 to D75 | | D76 to D79 | D80 to D83 | D84 to D87 | D88 to D91 | D92 to D95 | D96 to D99 | D100 to D103 | D104 to D107 | D108 to D111 | |
| 3 to 15 | DCRAM data write (super-increment mode) | | | | | | | | | | | | | | | | | | | | | | | |
| | 3 | 5 | 1 | 4 | 4 | E | 4 | 4 | 9 | 5 | F | 4 | 0 | 2 | C | 4 | 3 | 4 | 7 | 3 | 5 | 3 | 8 | 3 |
| 16 to 28 | DCRAM data write (super-increment mode) | | | | | | | | | | | | | | | | | | | | | | | |
| | 0 | 2 | C | 4 | 4 | 3 | 4 | 4 | 4 | 4 | 0 | 2 | 4 | 4 | 4 | 2 | 5 | 9 | 4 | 6 | 5 | 4 | 2 | 5 |
| 29 to 41 | DCRAM data write (super-increment mode) | | | | | | | | | | | | | | | | | | | | | | | |
| | 4 | 4 | F | 4 | 4 | 4 | 5 | 0 | 2 | D | 4 | 4 | 1 | 4 | 4 | 5 | 2 | 5 | 9 | 4 | 8 | 5 | 0 | 2 |

| No. | Instruction | | | | | | | | | | MSB | Operation |
|----------|---|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--|--|-----|--|
| | D112 to D115 | D116 to D119 | D120 to D123 | D124 to D127 | D128 to D131 | D132 to D135 | D136 to D139 | D140 to D143 | | | | |
| 3 to 15 | DCRAM data write (super-increment mode) | | | | | | | | | | A | Writes the display data "S" "A" "N" "Y" "O" " " "L" "C" "7" "5" "8" "1" "0" to DCRAM addresses 00H to 0CH. |
| 16 to 28 | 1 | 3 | 0 | 3 | 0 | 0 | 2 | A | | | A | Writes the display data " " "L" "C" "D" " " "R" " " "Y" "E" "R" " " " " " to DCRAM addresses 0DH to 19H. |
| 29 to 41 | 0 | 2 | 0 | 2 | D | 0 | 2 | A | | | A | Writes the display data "D" "O" "T" " " "M" "A" "T" "R" " " "X" " " " " " " to DCRAM addresses 20H to 2CH. |

LC75810-8725 Character Font (standard)

| Upper-4 bits Lower-4 bits | MSB 0000 | | 0001 | | 0010 | | 0011 | | 0100 | | 0101 | | 0110 | | 0111 | | 1000 | | 1001 | | 1010 | | 1011 | | 1100 | | 1101 | | 1110 | | 1111 | | |
|------------------------------|--------------|-----|------|-----|------|-----|------|-----|------|-----|------|------|------|------|------|------|------|--|------|--|------|--|------|--|------|--|------|--|------|--|------|--|--|
| | CG RAM(1) | LSB | (2) | (3) | (4) | (5) | (6) | (7) | (8) | (9) | (10) | (11) | (12) | (13) | (14) | (15) | (16) | | | | | | | | | | | | | | | | |
| 0000 | α | β | ± | ÷ | π | ι | Φ | φ | Æ | æ | Œ | œ | → | ← | ↑ | ↓ | | | | | | | | | | | | | | | | | |
| 0001 | | ! | ” | # | \$ | % | & | , | (|) | * | + | , | - | . | / | | | | | | | | | | | | | | | | | |
| 0010 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0011 | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | : | ; | < | = | > | ? | | | | | | | | | | | | | | | | | |
| 0100 | @ | A | B | C | D | E | F | G | H | I | J | K | L | M | N | O | | | | | | | | | | | | | | | | | |
| 0101 | P | Q | R | S | T | U | V | W | X | Y | Z | [| ¥ |] | ^ | _ | | | | | | | | | | | | | | | | | |
| 0110 | / | a | b | c | d | e | f | g | h | i | j | k | l | m | n | o | | | | | | | | | | | | | | | | | |
| 0111 | p | q | r | s | t | u | v | w | x | y | z | { | | } | — | ■ | | | | | | | | | | | | | | | | | |
| 1000 | á | â | é | è | í | ì | ó | ò | ú | ù | ñ | ç | ş | ğ | i | ij | | | | | | | | | | | | | | | | | |
| 1001 | â | ã | ê | ë | î | ï | ô | ö | û | ü | ñ | ç | ş | ğ | i | ij | | | | | | | | | | | | | | | | | |
| 1010 | / | 。 | 「 | 」 | 、 | ・ | ヲ | ア | イ | ウ | エ | オ | ヤ | ユ | ヨ | ツ | | | | | | | | | | | | | | | | | |
| 1011 | ー | ア | イ | ウ | エ | オ | カ | キ | ク | ケ | コ | サ | シ | ス | セ | ソ | | | | | | | | | | | | | | | | | |
| 1100 | タ | チ | ツ | テ | ト | ナ | ニ | ヌ | ネ | ノ | ハ | ヒ | フ | ヘ | ホ | マ | | | | | | | | | | | | | | | | | |
| 1101 | ミ | ム | メ | モ | ヤ | ユ | ヨ | ヲ | リ | ル | レ | ロ | ワ | ヰ | ヱ | ヰ | | | | | | | | | | | | | | | | | |
| 1110 | Á | À | É | È | Í | Ì | Ó | Ò | Ú | Ù | Ä | Ö | Å | a | á | ÿ | | | | | | | | | | | | | | | | | |
| 1111 | Á | À | É | È | Í | Ì | Ó | Ò | Ú | Ù | Ä | Ö | Å | a | á | ÿ | | | | | | | | | | | | | | | | | |

- Specifications of any and all SANYO Semiconductor products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Semiconductor Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO Semiconductor products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Semiconductor Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO Semiconductor product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO Semiconductor believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of March, 2002. Specifications and information herein are subject to change without notice.