

Low Skew, 1-TO-4 LVC MOS/LVTTL Fanout Buffer


Features

- Four LVC MOS / LVTTL outputs
- LVC MOS / LVTTL clock input
- CLK can accept the following input levels: LVC MOS, LVTTL
- Maximum output frequency: 250MHz
- Additive phase jitter, RMS: 0.173ps (typical) @ 3.3V
- Output skew: 45ps (maximum) @ 3.3V
- Part-to-part skew: 500ps (maximum)
- Small 8 lead SOIC package saves board space
- Full 3.3V, 2.5V, 1.8V operation mode, or 3.3V/ 2.5V/ 1.8V core with 2.5V, 1.8V, 1.5V supply modes
- -40°C to 85°C ambient operating temperature


Description

The PI6C49X0204B is a low skew, 1-to-4 Fanout Buffer. Guaranteed output and part-to-part skew characteristics make the PI6C49X0204B ideal for those clock distribution applications demanding well defined performance and repeatability.

Block Diagram



Pin Assignment



Pin Descriptions

Pin#	Pin Name	Pin Type		Pin Description
1	V _{DDO}	Power		Output supply pin.
2	V _{DD}	Power		Positive supply pin.
3	CLK	Input	Pulldown	LVCMOS / LVTTL clock input.
4	GND	Power		Power supply ground.
5	Q0	Output		Single clock output. LVCMOS / LVTTL interface levels.
6	Q1	Output		Single clock output. LVCMOS / LVTTL interface levels.
7	Q2	Output		Single clock output. LVCMOS / LVTTL interface levels.
8	Q3	Output		Single clock output. LVCMOS / LVTTL interface levels.

Note: *Pulldown* refers to internal input resistors. See Table 2, *Pin Characteristics*, for typical values.

Pin Characteristics

Symbol	Parameter	Test Conditions	Min.	Typical	Max.	Units
C _{IN}	Input Capacitance			4		pF
C _{PD}	Power Dissipation Capacitance (per output)	V _{DD} , V _{DDO} = 3.465V			15	pF
R _{PULLDOWN}	Input Pulldown Resistor			51		kΩ
R _{OUT}	Output Impedance	V _{DD} , V _{DDO} >2.5V	5	7	12	Ω

Maximum Ratings

(Above which useful life may be impaired. For user guidelines, not tested.)

Note:

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the DC Characteristics or AC Characteristics is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Supply Voltage, V_{DD}	4.6V
Inputs, V_I	-0.5V to $V_{DD} + 0.5V$
Output, V_O	-0.5V to $V_{DDO} + 0.5V$
Package Thermal Impedance, θ_{JA}	112.7°C/W (0 lfpm)
Storage Temperature, T_{STG}	-65°C to 150°C
ESD Protection (HBM).....	2000V

Table 3A. Power Supply DC Characteristics, $T_A = -45^\circ\text{C}$ TO 85°C

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Units
VDD	Core Supply Voltage	3.3V Operation	3.135	3.3	3.465	V
		2.5V Operation	2.375	2.5	2.625	
		1.8V Operation	1.6	1.8	2.0	
VDDO	Output Power Supply Voltage	3.3V Supply	3.135	3.3	3.465	V
		2.5V Supply	2.375	2.5	2.625	
		1.8V Supply	1.6	1.8	2.0	
		1.5V Supply	1.425	1.5	1.575	
I_{DD}	Power Supply Current				2	mA
I_{DDO}	Output Supply Current	25MHz			12	mA
		200MHz			70	

LVCMOS / LVTTL DC CHARACTERISTICS, $T_A = -45^{\circ}\text{C}$ to 85°C

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Units
V_{IH}	Input High Voltage	VDD = 3.3V	2.3		VDD+0.3	V
		VDD = 2.5V	1.7		VDD+0.3	
V_{IL}	Input Low Voltage	VDD = 3.3V	-0.3		0.8	V
		VDD = 2.5V	-0.3		0.8	
I_{IH}	Input High Current	VDD = V_{IN} = 3.465V			150	μA
I_{IL}	Input Low Current	VDD = 3.465V, V_{IN} = 0V	-5			μA
V_{OH}	Output High Voltage	VDDO = 3.3V	50 Ω to VDDO /2	2.6		V
			I_{OH} = -100 μA	2.9		V
		VDDO = 2.5V	50 Ω to VDDO /2	1.8		V
			I_{OH} = -100 μA	2.2		V
		VDDO = 1.8V	50 Ω to VDDO /2	1.1		V
			I_{OH} = -100 μA	1.5		V
V_{OL}	Output High Voltage	VDDO = 3.3V	50 Ω to VDDO /2		0.5	V
			I_{OH} = -100 μA		0.2	V
		VDDO = 2.5V	50 Ω to VDDO /2		0.5	V
			I_{OH} = -100 μA		0.2	V
		VDDO = 1.8V	50 Ω to VDDO /2		0.5	V
			I_{OH} = -100 μA		0.2	V
		VDDO = 1.5V	50 Ω to VDDO /2		0.5	V
			I_{OH} = -100 μA		0.2	V

AC CHARACTERISTICS, $V_{DD} = 3.3V \pm 5\%$, $T_A = -45^{\circ}C$ to $85^{\circ}C$

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Units
f_{MAX}	Output Frequency	VDDO = 3.3V			250	MHz
		VDDO = 2.5V			250	
		VDDO = 1.8V			250	
		VDDO = 1.5V			250	
t_{pLH}	Propagation Delay, Low-to-High; NOTE 1	VDDO = 3.3V, $f \leq 250MHz$	1.2		1.9	ns
		VDDO = 2.5V, $f \leq 250MHz$	1.5		2.5	
		VDDO = 1.8V, $f \leq 250MHz$	1.8		3.1	
		VDDO = 1.5V, $f \leq 250MHz$	1.9		3.8	
$tsk(o)$	Output Skew; NOTE 2			25	100	ps
$tsk(pp)$	Part-to-Part Skew; NOTE 3			250	500	ps
t_R	Output Rise Time NOTE 4	VDDO = 3.3V	300		800	ps
		VDDO = 2.5V	300		1300	
		VDDO = 1.8V	500		1300	
		VDDO = 1.5V	800		1500	
t_F	Output Fall Time NOTE 4	VDDO = 3.3V	300		800	ps
		VDDO = 2.5V	300		1300	
		VDDO = 1.8V	500		1300	
		VDDO = 1.5V	800		1500	
odc	Output Duty Cycle	$f \leq 133MHz$	45		55	%
		$133MHz < f \leq 200MHz$	40		60	%
t_{jit}	Additive RMS Jitter	156.25MHz (@12kHz to 20MHz)		0.18		ps
		125MHz (@12kHz to 20MHz)		0.05		ps

Parameters measured at f_{MAX} unless otherwise noted.

NOTE 1: Measured from VDD /2 of the input to VDDO /2 of the output.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at VDDO /2.

NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at VDDO /2.

NOTE 4: Defined from 20% to 80%

AC CHARACTERISTICS, $V_{DD} = 2.5V \pm 5\%$, $T_A = -45^\circ C$ to $85^\circ C$

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Units
f_{MAX}	Output Frequency	$V_{DDO} = 2.5V$			250	MHz
		$V_{DDO} = 1.8V$			250	
		$V_{DDO} = 1.5V$			250	
t_{pLH}	Propagation Delay, Low-to-High; NOTE 1	$V_{DDO} = 2.5V, f \leq 250MHz$	1.6		2.5	ns
		$V_{DDO} = 1.8V, f \leq 250MHz$	2.5		3.2	
		$V_{DDO} = 1.5V, f \leq 250MHz$	3.3		4.5	
$tsk(o)$	Output Skew; NOTE 2			50	90	ps
$tsk(pp)$	Part-to-Part Skew; NOTE 3			250	800	ps
t_R	Output Rise Time NOTE 4	$V_{DDO} = 2.5V$	300		800	ps
		$V_{DDO} = 1.8V$	500		1200	
		$V_{DDO} = 1.5V$	700		1200	
t_F	Output Fall Time NOTE 4	$V_{DDO} = 2.5V$	300		800	ps
		$V_{DDO} = 1.8V$	500		1200	
		$V_{DDO} = 1.5V$	700		1200	
odc	Output Duty Cycle	$f \leq 133MHz$	45		55	%
		$133MHz < f \leq 200MHz$ $V_{DDO} \geq 1.5V$	40		60	%
t_{jit}	Additive RMS Jitter	156.25MHz (@12kHz to 20MHz)		0.15		ps
		125MHz (@12kHz to 20MHz)		0.05		ps

Parameters measured at f_{MAX} unless otherwise noted.

NOTE 1: Measured from $V_{DD} / 2$ of the input to $V_{DDO} / 2$ of the output.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at $V_{DDO} / 2$.

NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at $V_{DDO} / 2$.

NOTE 4: Defined from 20% to 80%

AC CHARACTERISTICS, $V_{DD} = 1.8V \pm 5\%$, $T_A = -45^\circ\text{C}$ to 85°C

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Units
f_{MAX}	Output Frequency	$V_{DDO} = 1.8V$			250	MHz
		$V_{DDO} = 1.5V$			250	
$t_{p_{LH}}$	Propagation Delay, Low-to-High; NOTE 1	$V_{DDO} = 1.8V, f \leq 250\text{MHz}$	3.5		4.8	ns
		$V_{DDO} = 1.5V, f \leq 250\text{MHz}$	2.7		3.8	
$tsk(o)$	Output Skew; NOTE 2			50	90	ps
$tsk(pp)$	Part-to-Part Skew; NOTE 3			250	800	ps
t_R	Output Rise Time NOTE 4	$V_{DDO} = 1.8V$	300		1000	ps
		$V_{DDO} = 1.5V$	500		1400	
t_F	Output Fall Time NOTE 4	$V_{DDO} = 1.8V$	300		1000	ps
		$V_{DDO} = 1.5V$	500		1400	
odc	Output Duty Cycle	$f \leq 133\text{MHz}$	45		55	%
		$133\text{MHz} < f \leq 200\text{MHz}$ $V_{DDO} \geq 1.6V$	40		60	%
		$V_{DDO} < 1.6V$ $f \leq 133\text{MHz}$	40		60	%
t_{jit}	Additive RMS Jitter	156.25MHz (@12kHz to 20MHz)		0.1		ps
		125MHz (@12kHz to 20MHz)		0.1		ps

Parameters measured at f_{MAX} unless otherwise noted.

NOTE 1: Measured from $V_{DD}/2$ of the input to $V_{DDO}/2$ of the output.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at $V_{DDO}/2$.


NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at $V_{DDO}/2$.

NOTE 4: Defined from 20% to 80%


Phase Noise and Additive Jitter

Output phase noise plot provided below.

$$\text{Additive jitter} = \sqrt{(\text{Output jitter}^2 - \text{Input jitter}^2)}$$




Configuration Test Load Board Termination for LVCMOS Outputs



Thermal Information

Symbol	Description	Condition	
Θ_{JA}	Junction-to-ambient thermal resistance	Still air	157 °C/W
Θ_{JC}	Junction-to-case thermal resistance		42 °C/W



NOTE:

- For latest package info, please check: <http://www.pericom.com/products/packaging/mechanicals.php>

Ordering Information⁽¹⁻³⁾

Ordering Code	Package Code	Package Description
PI6C49X0204BWIE	W	8-pin, Pb-free & Green, SOIC
PI6C49X0204BWIEX	W	8-pin, Pb-free & Green, SOIC, Tape and Reel

Notes:

- Thermal characteristics can be found on the company web site at www.pericom.com/packaging/
- E = Pb-free and Green
- Adding an X suffix = Tape/Reel