16-Bit Microcontroller

## GENERAL DESCRIPTION

The MSM66577 family of highly functional CMOS 16-bit single chip microcontrollers utilizes the nX-8/500S, Oki's proprietary CPU core.

Four channels of serial ports, consisting of two channels of synchronous serial ports with 32-byte FIFO registers and two channels of UART/synchronous serial ports, enable easy interfacing with external peripheral LSI devices such as an encoder/decoder or servocontroller.

A switching function permits selection of separate address and data lines or multiplexed lines for the external bus interface to correspond to various peripheral LSI devices.

With features such as a clock gear function, dual clock function, STOP/HALT mode, programmable pull-up ports in which individual bits can be programmed, and a small, thin package, the MSM66577 family of microprocessors is optimally suited for the system control of small-sized low power devices.

The flash ROM version (MSM66Q577LY) programmable with a single 3 V power supply ( 3.0 to 3.6 V ) and flash ROM version (MSM66Q577) programmable with a single 5 V power supply ( 4.5 to 5.5 V ) are also included in the family. These versions are easily adaptable to sudden specification changes and to new product versions.

## APPLICATIONS

Digital Audio Control Systems
PC peripheral Control Systems
Office Electronics Control Systems

ORDERING INFORMATION

| Order Code or Product Name | Package | Remark |
| :---: | :---: | :---: |
| MSM66577L-xxTB *1 | 100-pin plastic TQFP <br> (TQFP 100-P-1414-0.50-K) | Low voltage mask ROM version (2.4 to 3.6 V) |
| MSM66577-xxTB *1 |  | 5 V mask ROM version (4.5 to 5.5 V ) |
| MSM66Q577LY-NTB *2 |  | MSM66577L flash ROM version (3.0 to 3.6V) |
| MSM66Q577-NTB *2 |  | MSM66577 flash ROM version (4.5 to 5.5 V ) |

*1 : The "xx" of "-xx" stands for the code number.
*2 : The " N " of "- N " stands for the flash ROM and the OTP ROM, blank version.
When OKI programs and ship the flash ROM and OTP, the part number is changed from " -N " to "- XX " (code number ) , for example, MSM66Q577-999TB.

## FEATURES

| Name | MSM66577L | MSM66577 |
| :---: | :---: | :---: |
| Operating temperature | $-30^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |  |
| Power supply voltage/ maximum frequency | $\mathrm{V}_{\mathrm{DD}}=2.4$ to $3.6 \mathrm{~V} / \mathrm{f}=14 \mathrm{MHz}$ | $\mathrm{V}_{\mathrm{DD}}=4.5$ to $5.5 \mathrm{~V} / \mathrm{f}=30 \mathrm{MHz}$ |
| Minimum instruction execution time | 143 ns at 14 MHz | 67 ns at 30 MHz |
|  | 61 s at 32.768 kHz |  |
| Internal ROM size (max. external) | 128 KB ( 1 MB ) |  |
| Internal RAM size (max. external) | 4 KB (1 MB) |  |
| I/O ports | 74 I/O pins (with programmable pull-up resistors) 8 input-only pins |  |
| Timers | 16 -bit free running timer $\times 1 \mathrm{ch}$ |  |
|  | Compare output/capture input $\times 2 \mathrm{ch}$ |  |
|  | 16-bit timer (auto reload/timer out) $\times 1 \mathrm{ch}$ |  |
|  | 8 -bit auto reload timer $\times 2 \mathrm{ch}$ (can also be used as 16 -bit timer $\times 1 \mathrm{ch}$ ) |  |
|  | 8 -bit auto reload timer $\times 1 \mathrm{ch}$ |  |
|  | 8 -bit auto reload timer $\times 3 \mathrm{ch}$(also functions as serial communication baud rate generator) |  |
|  | 8 -bit auto reload timer $\times 1$ ch (also functions as watchdog timer) |  |
|  | Watch timer (Real-timer counter) $\times 1 \mathrm{ch}$ |  |
|  | 8 -bit PWM $\times 4$ ch (can also be used as 16 -bit PWM $\times 2 \mathrm{ch}$ ) |  |
| Serial port | Synchronous, with 32-byte FIFO $\times 2 \mathrm{ch}$ |  |
|  | UART/Synchronous $\times 2 \mathrm{ch}$ |  |
| A/D converter | 10-bit A/D converter $\times 8 \mathrm{ch}$ |  |
| D/A converter | 8 -bit D/A converter $\times 2 \mathrm{ch}$ |  |
| External interrupt | Non-maskable $\times 1 \mathrm{ch}$ Maskable $\times 8 \mathrm{ch}$ |  |
| Interrupt priority | 3 levels |  |
| Others | External bus interface <br> (Separate address and data busses / multiplexed address and data busses) |  |
|  | Bus release function |  |
|  | Dual clocks function |  |
|  | Clock gear function |  |
| Flash ROM version | MSM66Q577LY $\left(\mathrm{V}_{\mathrm{DD}}=3.0 \text { to } 3.6 \mathrm{~V}\right)$ | MSM66Q577 |

## SPECIAL FEATURES

## 1. High-performance CPU

The family includes the high-performance CPU, powerful bit manipulation instruction set, full symmetrical addressing mode, and ROM WINDOW function, and also provides the best optimized C compiler support.

## 2. A variety of power saving modes

Attaching a $32.768-\mathrm{kHz}$ crystal produces a real-time clock signal from the internal clock timer. Use of a single clock in place of dual clocks is possible.
The clock gear function allows a $1 / 2 \times$ or $1 / 4 \times$ main clock to be selected for the CPU operating clock.
Switching the CPU clock to $32.768-\mathrm{kHz}$ signal, $1 / 2 \times$ main clock, or $1 / 4 \times$ main clock, then produces operation in a low power consumption mode.
The family provides a wide range of standby control functions. In addition to the usual STOP mode that stops the oscillator, there are the quick restart STOP mode that shuts down the CPU and peripherals but leaves the oscillator running, and the HALT mode that shuts down the CPU but leaves the peripherals running.

## 3. Variety of multifunctional serial ports

The family includes two channels of built-in synchronous serial ports with 32-byte FIFO implementing an auto transfer function.
The family allows multi-byte 1 -frame information which consists of address, command, and data to be easily and efficiently transmitted to or received from a serial interface type peripheral LSI device. The family also allows multi-byte character information to be easily and efficiently transmitted to or received from an LCD module.
In addition, the family has two channels of combined UART/synchronous serial ports, and provides four channels of serial interfaces.

4. MSM66Q577LY and MSM66Q577 with flash memory programmable with single power supply

In addition to the regular mask ROM version, the family includes these versions with 128 KB of flash memory that can be programmed using a single power supply.
For the MSM66Q577LY, an internal booster circuit derives the necessary program voltage from the device's low ( 3.0 to 3.6 V ) power supply, and the program voltage for the MSM66Q577 is provided with a single 5 V power supply ( 4.5 to 5.5 V ).

## 5. High-precision A/D and D/A converters

The family includes a high-precision 10-bit analog-to-digital converter with eight channels and 8-bit digital-toanalog converter with two channels.

## 6. Multifunction PWM

The family supports both 8- and 16-bit PWM operation.
Choosing between the time-base counter output or overflow from an 8 -bit auto-reload timer as the PWM counter clock source provides a wide number of possibilities over a broad frequency range. The 16-bit PWM configuration supports a high-speed synchronization mode that generates a high-precision output signal with less ripple suitable for digital-to-analog control applications.

## 7. Programmable pull-up resistors

Building the pull-up resistors into the chip contributes to overall design compactness.
Making them programmable on a per-bit basis allows complete flexibility in circuit board layout and system design. These programmable pull-up resistors are available for all I/O pins not already assigned specific functions (such as the oscillator connection pins).

## 8. Wide support for external interrupts

There are a total of nine interrupt channels for use in communicating with external devices: eight for maskable interrupts and one for non-maskable interrupts.

## BLOCK DIAGRAM



## PIN CONFIGURATION (TOP VIEW)


*: Address output/data I/O when selecting multiplexed bus type.

## PIN DESCRIPTIONS

In the Type column, "I" indicates an input pin, "O" indicates an output pin, and "I/O" indicates an I/O pin.

| Function | Symbol | Description |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Primary function |  | Secondary function |
|  |  | Type |  | Type |  |
| Port | $\begin{aligned} & \text { P0_0/D0 (AD0) } \\ & \text { to } \\ & \text { P0_7/D7 (AD7) } \end{aligned}$ | I/O | 8-bit I/O port 10 mA sink capability Pull-up resistors can be specified for each individual bit | I/O | External memory access <br> Data I/O port <br> (Address output/data I/O port when <br> selecting a multiplexed bus) |
|  | $\begin{aligned} & \text { P1_0/A8 } \\ & \text { to } \\ & \text { P1_7/A15 } \end{aligned}$ | I/O | 8-bit I/O port <br> Pull-up resistors can be specified for each individual bit | 0 | External memory access <br> Address output port |
|  | $\begin{aligned} & \text { P2_0/A16 } \\ & \text { to } \\ & \text { P2_3/A19 } \end{aligned}$ | I/O | 4-bit I/O port <br> Pull-up resistors can be specified for each individual bit | 0 | External memory access <br> Address output port |
|  | P3_0/ALE | I/O | 4-bit I/O port <br> 10 mA sink capability <br> Pull-up resistors can be specified for each individual bit | 0 | External memory access Address latch enable signal output pin |
|  | P3_1/PSEN |  |  | 0 | External program memory access <br> Read strobe output pin |
|  | P3_2/ $\overline{\mathrm{RD}}$ |  |  | 0 | External memory access Read strobe output pin |
|  | P3_3/7R |  |  | 0 | External memory access <br> Write strobe output pin |
|  | $\begin{aligned} & \text { P4_0/A0 } \\ & \text { to } \\ & \text { P4_7/A7 } \end{aligned}$ | I/O | 8-bit I/O port <br> Pull-up resistors can be specified for each individual bit | 0 | External memory access <br> Address output port (When selecting a separate bus type) |
|  | P5_4/СРСМ0 | I/O | 4-bit I/O port <br> Pull-up resistors can be specified for each individual bit | I/O | Capture 0 input / Compare 0 output pin |
|  | P5_5/CPCM1 |  |  | I/O | Capture 1 input / Compare 1 output pin |
|  | P5_6/TM0OUT |  |  | 0 | Timer 0 timer output pin |
|  | P5_7/TM0EVT |  |  | I | Timer 0 external event input pin |
|  | P6_0/EXINT0 | I/O | 8-bit I/O port <br> Pull-up resistors can be specified for each individual bit | 1 | External interrupt 0 input pin |
|  | P6_1/EXINT1 |  |  | I | External interrupt 1 input pin |
|  | P6_2/EXINT2 |  |  | 1 | External interrupt 2 input pin |
|  | P6_3/EXINT3 |  |  | I | External interrupt 3 input pin |
|  | P6_4/TM1EVT |  |  | 1 | Timer1 external event input pin |
|  | P6_5/TM1OUT |  |  | 0 | Timer 1 timer output pin |
|  | P6_6/TM2EVT |  |  | 1 | Timer 2 external event pin |
|  | P6_7/TM2OUT |  |  | 0 | Timer 2 timer output pin |


| Function | Symbol | Description |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Primary function |  | Secondary function |
|  |  | Type |  | Type |  |
| Port | P7_6/PWM00UT | I/O | 2-bit I/O port <br> Pull-up resistors can be specified for each individual bit | 0 | PWM0 output pin |
|  | P7_7/PWM1OUT |  |  | 0 | PWM1 output pin |
|  | P8_0/RXD1 | I/O | 7-bit I/O port <br> Pull-up resistors can be specified for each individual bit | 1 | SIO1 receive data input pin |
|  | P8_1/TXD1 |  |  | 0 | SIO1 transmit data output pin |
|  | P8_2/RXC1 |  |  | I/O | SIO1 receive clock I/O pin |
|  | P8_3/TXC1 |  |  | I/O | SIO1 transmit clock I/O pin |
|  | P8_4/TM4OUT |  |  | 0 | Timer 4 timer output pin |
|  | P8_6/PWM2OUT |  |  | 0 | PWM2 output pin |
|  | P8_7/PWM3OUT |  |  | 0 | PWM3 output pin |
|  | P9_0/EXINT4 | I/O | 5-bit I/O port <br> Pull-up resistors can be specified for each individual bit | I | External Interrupt 4 input pin |
|  | P9_1/EXINT5 |  |  | 1 | External Interrupt 5 input pin |
|  | P9_2/EXINT6 |  |  | I | External Interrupt 6 input pin |
|  | P9_3/EXINT7 |  |  | 1 | External Interrupt 7 input pin |
|  | P9_7/HLDACK |  |  | 0 | HOLD mode output pin |
|  | P10_3/SIOCK4 | I/O | 3-bit I/O port <br> Pull-up resistors can be specified for each individual bit | I/O | SIO4 transmit-receive clock I/O pin |
|  | P10_4/SIOO4 |  |  | 1 | SIO4 receive data input pin |
|  | P10_5/SIOI4 |  |  | 0 | SIO4 transmit data output pin |
|  | P11_0/WAIT | I/O | 4-bit I/O port <br> 10 mA sink capability <br> Pull-up resistors can be specified for each individual bit | 1 | External data memory access wait input pin |
|  | P11_1/HOLD |  |  | I | HOLD mode request input pin |
|  | P11_2/CLKOUT |  |  | 0 | Main clock pulse output pin |
|  | P11_3/XTOUT |  |  | 0 | Sub clock pulse output pin |
|  | $\begin{aligned} & \text { P12_0/AI0 } \\ & \text { to } \\ & \text { P12_7/Al7 } \end{aligned}$ | I | 8-bit input port | 1 | A/D converter analog input port |
|  | P14_0/SIOCK5 | I/O | 5-bit I/O port <br> Pull-up resistors can be specified for each individual bit | I/O | SIO5 transmit-receive clock I/O pin |
|  | P14_1/SIOO5 |  |  | 0 | SIO5 transmit data output pin |
|  | P14_2/SIOI5 |  |  | 1 | SIO5 receive data input pin |
|  | P14_6/AO0 |  |  | 0 | D/A converter analog output port |
|  | P14_7/AO1 |  |  | 0 | D/A converter analog output port |
|  | P15_0/RXD6 | I/O | 4-bit I/O port <br> Pull-up resistors can be specified for each individual bit | 1 | SIO6 receive data input pin |
|  | P15_1/TXD6 |  |  | 0 | SIO6 transmit data output pin |
|  | P15_2/RXC6 |  |  | I/O | SIO6 receive clock I/O pin |
|  | P15_3/TXC6 |  |  | I/O | SIO6 transmit clock I/O pin |


| Function | Symbol | Type | Description |
| :---: | :---: | :---: | :---: |
| Power supply | $V_{\text {DD }}$ | 1 | Power supply pin Connect all $V_{D D}$ pins to the power supply.* |
|  | GND | 1 | GND pin Connect all GND pins to GND.* |
|  | $V_{\text {REF }}$ | 1 | Analog reference voltage pin |
|  | AGND | 1 | Analog GND pin |
| Oscillation | XT0 | 1 | Sub clock oscillation input pin Connect to a crystal oscillator of $f=32.768 \mathrm{kHz}$. |
|  | $\overline{\mathrm{XT} 1}$ | 0 | Sub clock oscillation output pin Connect to a crystal oscillator of $f=32.768 \mathrm{kHz}$. The clock output is opposite in phase to XTO. |
|  | OSCO | 1 | Main clock oscillation input pin Connect to a crystal or ceramic oscillator. Or, input an external clock. |
|  | $\overline{\text { OSC1 }}$ | 0 | Main clock oscillation output pin <br> Connect to a crystal or ceramic oscillator. <br> The clock output is opposite in phase to OSCO. <br> Leave this pin unconnected when an external clock is used. |
| Reset | $\overline{\mathrm{RES}}$ | 1 | Reset input pin |
| Other | NMI | 1 | Non-maskable interrupt input pin |
|  | $\overline{\mathrm{EA}}$ | 1 | External program memory access input pin If the $\overline{E A}$ pin is enabled (low level), the internal program memory is masked and the CPU executes the program code in external program memory through all address space. |
|  | SELMBUS | 1 | SELMBUS = H: Address/data separate bus type SELMBUS = L: Multiplexed bus type |

* Each of the family devices has unique pattern routes for the internal power and ground. Connect the power supply voltage to all $\mathrm{V}_{\mathrm{DD}}$ pins and the ground potential to all GND pins. If a device may have one or more $\mathrm{V}_{\mathrm{DD}}$ or GND pins to which the power supply voltage or the ground potential is not connected, it can not be guaranteed for normal operation.


## ABSOLUTE MAXIMUM RATINGS

| Parameter | Symbol | Condition |  | Rating | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Digital power supply voltage | $V_{\text {DD }}$ | $\begin{gathered} \text { GND }=\mathrm{AGND}=0 \mathrm{~V} \\ \mathrm{Ta}=25^{\circ} \mathrm{C} \end{gathered}$ | MSM66577/Q577 | -0.3 to +7.0 | V |
|  |  |  | MSM66577L/Q577LY | -0.3 to +4.6 | V |
| Input voltage | $V_{1}$ |  | - | -0.3 to $V_{D D}+0.3$ | V |
| Output voltage | $\mathrm{V}_{0}$ |  | - | -0.3 to $V_{D D}+0.3$ | V |
| Analog reference voltage | $V_{\text {REF }}$ |  | - | -0.3 to $V_{D D}+0.3$ | V |
| Analog input voltage | $\mathrm{V}_{\text {Al }}$ |  | - | -0.3 to $\mathrm{V}_{\text {REF }}$ | V |
| Power dissipation | $\mathrm{P}_{\mathrm{D}}$ | $\mathrm{Ta}=70^{\circ} \mathrm{C}$ <br> per package | 100-pin TQFP | 650 | mW |
| Storage Temperature | $\mathrm{T}_{\text {STG }}$ |  | - | -50 to +150 | ${ }^{\circ} \mathrm{C}$ |

## RECOMMENDED OPERATING CONDITIONS

| Parameter | Symbol | Condition |  | Range | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Digital power supply voltage | $V_{\text {DD }}$ | MSM66577 | $\mathrm{f}_{\text {osc }} \leq 30 \mathrm{MHz}$ | 4.5 to 5.5 | V |
|  |  | MSM66Q577 | $\mathrm{f}_{\text {osc }} \leq 30 \mathrm{MHz}$ | 4.5 to 5.5 |  |
|  |  | MSM66577L | $\mathrm{f}_{\text {osc }} \leq 14 \mathrm{MHz}$ | 2.4 to 3.6 |  |
|  |  | MSM66Q577LY | $\mathrm{f}_{\text {osc }} \leq 14 \mathrm{MHz}$ | 3.0 to 3.6 |  |
| Analog reference voltage | $\mathrm{V}_{\text {REF }}$ | - |  | $V_{D D}-0.3$ to $V_{D D}$ | V |
| Analog input voltage | $\mathrm{V}_{\mathrm{Al}}$ | - |  | AGND to $\mathrm{V}_{\text {REF }}$ | V |
| Memory hold voltage | $\mathrm{V}_{\text {DDH }}$ | $\mathrm{f}_{\text {Osc }}=0 \mathrm{~Hz}$ |  | 2.0 to 5.5 | V |
| Operating frequency | $\mathrm{f}_{\text {osc }}$ | MSM66577 | $\mathrm{V}_{\mathrm{DD}}=4.5$ to 5.5 V | 2 to 30 | MHz |
|  |  | MSM66Q577 | $\mathrm{V}_{\mathrm{DD}}=4.5$ to 5.5 V | 2 to 30 |  |
|  |  | MSM66577L | $\mathrm{V}_{\mathrm{DD}}=2.4$ to 3.6 V | 2 to 14 |  |
|  |  | MSM66Q577LY | $\mathrm{V}_{\mathrm{DD}}=3.0$ to 3.6 V | 2 to 14 |  |
|  | $\mathrm{f}_{\mathrm{XT}}$ | - |  | 32.768 | kHz |
| Ambient temperature | Ta | - |  | -30 to +70 | ${ }^{\circ} \mathrm{C}$ |
| Fan out | N | MOS load |  | 20 | - |
|  |  |  | P0, P3, P11 | 6 | - |
|  |  | TTL load | $\begin{gathered} \text { P1, P2, P4, P5, P6, } \\ \text { P7, P8, P9, P10, } \\ \text { P14, P15 } \end{gathered}$ | 1 | - |

## ALLOWABLE OUTPUT CURRENT VALUES

| $\begin{array}{r} \text { MSM66577/Q577 }\left(\mathrm{V}_{\mathrm{DD}}=4.5 \text { to } 5.5 \mathrm{~V}, \mathrm{Ta}=-30 \text { to }+70^{\circ} \mathrm{C}\right) \\ \text { MSM66577L }\left(\mathrm{V}_{\mathrm{DD}}=2.4 \text { to } 3.6 \mathrm{~V}, \mathrm{Ta}=-30 \text { to }+70^{\circ} \mathrm{C}\right) \\ \text { MSM66Q577LY }\left(\mathrm{V}_{\mathrm{DD}}=3.0 \text { to } 3.6 \mathrm{~V}, \mathrm{Ta}=-30 \text { to }+70^{\circ} \mathrm{C}\right) \end{array}$ |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Pin | Symbol | Min. | Typ. | Max. | Unit |
| "H" output pin (1 pin) | All output pins | $\mathrm{I}_{\mathrm{OH}}$ | - | - | -2 | mA |
| "H" output pins (sum total) | Sum total of all output pins | $\sum \mathrm{l}_{\mathrm{OH}}$ | - | - | -40 |  |
| "L" output pin (1 pin) | P0, P3, P11 | $\mathrm{I}_{\mathrm{OL}}$ | - | - | 10 |  |
|  | Other ports |  |  |  | 5 |  |
| "L" output pins (sum total) | Sum total of P0, P3, P11 | $\Sigma \mathrm{l}_{\mathrm{OL}}$ | - | - | 80 |  |
|  | Sum total of P1, P2, P4 |  |  |  | 50 |  |
|  | Sum total of P5, P6, P9 |  |  |  |  |  |
|  | Sum total of P7, P8, P10, P14, P15 |  |  |  |  |  |
|  | Sum total of all output pins |  |  |  | 140 |  |

[Note]
Each of the family devices has unique pattern routes for the internal power and ground. Connect the power supply voltage to all $\mathrm{V}_{\mathrm{DD}}$ pins and the ground potential to all GND pins. If a device may have one or more $\mathrm{V}_{\mathrm{DD}}$ or GND pins to which the power supply voltage or the ground potential is not connected, it can not be guaranteed for normal operation.

## INTERNAL FLASH ROM PROGRAMMING CONDITIONS

| Parameter | Symbol | Condition | Rating | Unit |
| :--- | :---: | :---: | :---: | :---: |
| Supply Voltage | $\mathrm{V}_{\mathrm{DD}}$ | MSM66Q577 | 4.5 to 5.5 | V |
|  |  | MSM66Q577LY | 3.0 to 3.6 |  |
| Ambient Temperature | Ta | During Read | -30 to +70 | ${ }^{\circ} \mathrm{C}$ |
|  |  | During Programming | +0 to +50 |  |
| Endurance | CEP | - | 100 | Cycles |
| Blocks size | - | - | 128 | bytes |

## ELELCTRICAL CHARACTERISTICS

DC Characteristics $1\left(V_{\mathrm{DD}}=4.5\right.$ to 5.5 V$)$
*1: Applicable to P0
*2: Applicable to P1, P2, P4, P5, P6, P7, P8, P9, P10, P14, P15
*3: Applicable to P12, SELMBUS, $\overline{\mathrm{EA}}, \mathrm{NMI}$
*4: Applicable to P3, P11
*5: Applicable to $\overline{\mathrm{RES}}$
*6: Applicable to OSC0

Supply current $\left(\mathrm{V}_{\mathrm{DD}}=4.5\right.$ to 5.5 V$)$

|  |  |  |  | $\left(\mathrm{V}_{\mathrm{DD}}\right.$ | to | $\mathrm{Ta}=$ | 70 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Mode | Symbol |  | dition | Min. | Typ. | Max. | Unit |
|  |  |  | MHz | - | 60 | 90 | mA |
| CPU operation mode 1 | $\mathrm{I}_{\mathrm{D}}$ |  | 768 kHz | - | 80 | 180 | $\mu \mathrm{A}$ |
| HALT mode *2 | $\mathrm{I}_{\text {DOH }}$ |  | MHz | - | 40 | 60 | mA |
|  |  | OSC is | XT is used | - | 5 | 110 |  |
| STOP mode *3 |  | stopped | XT is not used | - | 1 | 100 |  |
| STOP mode 3 |  | OSC is st $V_{D D}$ | d, XT is not used $\text { I, } \mathrm{Ta}=25^{\circ} \mathrm{C}$ | - | 0.2 | 10 |  |

[Note] Ports used as inputs are at $\mathrm{V}_{\mathrm{DD}}$ or 0 V . Other ports are unloaded.
*1. CPU and all the peripheral functions (timer, PWM, A/D, etc.) are activated.
*2. CPU is stopped, and all the peripheral functions (timer, PWM, A/D, etc.) are activated.
*3. CPU and all the peripheral functions are deactivated (The clock timer is being activated when the XT is used).

DC Characteristics $2\left(\mathrm{~V}_{\mathrm{DD}}=2.4\right.$ to $\left.\mathbf{3 . 6} \mathbf{V}\right)$

> MSM66577L ( $\mathrm{V}_{\mathrm{DD}}=2.4$ to $3.6 \mathrm{~V}, \mathrm{Ta}=-30$ to $+70^{\circ} \mathrm{C}$ ) MSM66Q577LY ( $\mathrm{V}_{\mathrm{DD}}=3.0$ to $3.6 \mathrm{~V}, \mathrm{Ta}=-30$ to $+70^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| "H" input voltage *1 | $\mathrm{V}_{\mathrm{IH}}$ | MSM66577L | $0.44 \mathrm{~V}_{\text {D }}$ | - | $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
|  |  | MSM66Q577LY | $0.55 \mathrm{~V}_{\mathrm{DD}}$ | - | $\mathrm{V}_{\mathrm{DD}}+0.3$ |  |
| "H" input voltage *2,*3,*4,*5,*6 |  | - | $0.80 \mathrm{~V}_{\text {D }}$ | - | $\mathrm{V}_{\mathrm{DD}}+0.3$ |  |
| "L" input voltage *1 | $\mathrm{V}_{\text {IL }}$ | - | -0.3 | - | $0.16 \mathrm{~V}_{\text {D }}$ |  |
| "L" input voltage *2,*3,*4,*5,*6 |  |  | -0.3 | - | $0.2 \mathrm{~V}_{\mathrm{DD}}$ |  |
| "H" output voltage *1, *4 | $\mathrm{V}_{\text {OH }}$ | $\mathrm{I}_{0}=-400 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{DD}}-0.4$ | - | - |  |
|  |  | $\mathrm{I}_{0}=-2.0 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{DD}}-0.8$ | - | - |  |
| "H" output voltage *2 |  | $\mathrm{I}_{0}=-200 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{DD}}-0.4$ | - | - |  |
|  |  | $\mathrm{I}_{0}=-1.0 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{DD}}-0.8$ | - | - |  |
| "L" output voltage *1, *4 | $\mathrm{V}_{\text {OL }}$ | $\mathrm{I}_{0}=3.2 \mathrm{~mA}$ | - | - | 0.5 |  |
|  |  | $\mathrm{I}_{0}=5.0 \mathrm{~mA}$ | - | - | 0.9 |  |
| "L" output voltage *2 |  | $\mathrm{I}_{0}=1.6 \mathrm{~mA}$ | - | - | 0.5 |  |
|  |  | $\mathrm{I}_{\mathrm{O}}=2.5 \mathrm{~mA}$ | - | - | 0.9 |  |
| Input leakage current *3 | $I_{H H} / I_{\text {L }}$ | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{DD}} / 0 \mathrm{~V}$ | - | - | 1/-1 | $\mu \mathrm{A}$ |
| Input current *5 |  |  | - | - | 1/-250 |  |
| Input current *6 |  |  | - | - | 15/-15 |  |
| Output leakage current *1, *2, *4 | $\mathrm{I}_{\text {L }}$ | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{DD}} / 0 \mathrm{~V}$ | - | - | $\pm 10$ | $\mu \mathrm{A}$ |
| Pull-up resistance | Rpull | $\mathrm{V}_{1}=0 \mathrm{~V}$ | 40 | 100 | 200 | k $\Omega$ |
| Input capacitance | $\mathrm{C}_{1}$ | $\mathrm{f}=1 \mathrm{MHz}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ | - | 5 | - | pF |
| Output capacitance | Co |  | - | 7 | - |  |
| Analog reference supply current | $\mathrm{I}_{\text {REF }}$ | During A/D operation | - | - | 2 | mA |
|  |  | When A/D is stopped | - | - | 5 | $\mu \mathrm{A}$ |

*1: Applicable to P0
*2: Applicable to P1, P2, P4, P5, P6, P7, P8, P9, P10, P14, P15
*3: Applicable to P12
*4: Applicable to P3, P11, SELMBUS, $\overline{\mathrm{EA}}, \mathrm{NMI}$
*5: Applicable to $\overline{\text { RES }}$
*6: Applicable to OSC0

Supply current ( $\mathrm{V}_{\mathrm{DD}}=2.4$ to 3.6 V )
MSM66577L ( $\mathrm{V}_{\mathrm{DD}}=2.4$ to $3.6 \mathrm{~V}, \mathrm{Ta}=-30$ to $\left.+70^{\circ} \mathrm{C}\right)$
MSM66Q577LY ( $\mathrm{V}_{\mathrm{DD}}=3.0$ to 3.6 V , $\mathrm{Ta}=-30$ to $+70^{\circ} \mathrm{C}$ )

| Mode | Symbol |  | ndition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CPU operation mode *1 | $I_{\text {D }}$ | $\mathrm{f}=32.768 \mathrm{kHz}$ |  | - | 15 | 30 | mA |
|  |  |  |  | - | 50 | 150 | $\mu \mathrm{A}$ |
| HALT mode *2 | $\mathrm{I}_{\text {DDH }}$ | $\mathrm{f}=14 \mathrm{MHz}$ |  | - | 10 | 20 | mA |
| STOP mode *3 | $\mathrm{I}_{\text {DS }}$ | OSC is | XT is used* | - | 3 | 110 | $\mu \mathrm{A}$ |
|  |  | stopped $\quad$ XT is not used* OSC is stopped, XT is not used |  | - | 1 | 100 |  |
|  |  |  |  | - | 0.2 | 10 |  |

[Note] Ports used as inputs are at $\mathrm{V}_{\mathrm{DD}}$ or 0 V . Other ports are unloaded.
*1. CPU and all the peripheral functions (timer, PWM, A/D, etc.) are activated.
*2. CPU is stopped, and all the peripheral functions (timer, PWM, A/D, etc.) are activated.
*3. CPU and all the peripheral functions are deactivated (The clock timer is being activated when the XT is used).

## AC Characteristics $1\left(V_{D D}=4.5\right.$ to 5.5 V$)$

(1) Separate Bus Type

External program memory control

| $\left(\mathrm{V}_{\mathrm{DD}}=4.5\right.$ to $5.5 \mathrm{~V}, \mathrm{Ta}=-30$ to $+70^{\circ} \mathrm{C}$ |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Symbol | Condition | Min. | Max. | Unit |
| Cycle time | $\mathrm{t}_{\mathrm{cyc}}$ | $\mathrm{f}_{\text {osc }}=30 \mathrm{MHz}$ | 33.3 | - | ns |
| Clock pulse width (HIGH level) | $\mathrm{t}_{\text {dWH }}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 13 | - |  |
| Clock pulse width (LOW level) | $\mathrm{t}_{\text {ofL }}$ |  | 13 | - |  |
| $\overline{\text { PSEN }}$ pulse width | $\mathrm{t}_{\text {pw }}$ |  | $2 \mathrm{t} \phi$ - 15 | - |  |
| PSEN pulse delay time | $t_{\text {PD }}$ |  | - | 45 |  |
| Address setup time | $\mathrm{t}_{\text {AS }}$ |  | t $\phi$ - 25 | - |  |
| Address hold time | $\mathrm{t}_{\mathrm{AH}}$ |  | 0 | - |  |
| Instruction setup time | $\mathrm{t}_{\text {IS }}$ |  | 25 | - |  |
| Instruction hold time | $\mathrm{t}_{\mathrm{H}}$ |  | 0 | - |  |
| Read data access time | $\mathrm{t}_{\text {ACC }}$ |  | - | $3 \mathrm{t} \phi-65$ |  |

Note: $\mathrm{t} \phi=\mathrm{t}_{\mathrm{cyc}} / 2$


Bus timing during no wait cycle time

External data memory control

| $\left(\mathrm{V}_{\mathrm{DD}}=4.5\right.$ to $5.5 \mathrm{~V}, \mathrm{Ta}=-30$ to $+70^{\circ} \mathrm{C}$ |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Symbol | Condition | Min. | Max. | Unit |
| Cycle time | $\mathrm{t}_{\text {cyc }}$ | $\mathrm{f}_{\text {osc }}=30 \mathrm{MHz}$ | 33.3 | - | ns |
| Clock pulse width (HIGH level) | $\mathrm{t}_{\text {¢ }} \mathrm{WH}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 13 | - |  |
| Clock pulse width (LOW level) | $\mathrm{t}_{\text {e }} \mathrm{WLL}$ |  | 13 | - |  |
| $\overline{\mathrm{RD}}$ pulse width | $\mathrm{t}_{\mathrm{RW}}$ |  | 2 t $\phi-15$ | - |  |
| $\overline{\text { WR pulse width }}$ | $\mathrm{t}_{\mathrm{ww}}$ |  | 2t $\dagger$ - 15 | - |  |
| $\overline{\mathrm{RD}}$ pulse delay time | $\mathrm{t}_{\mathrm{RD}}$ |  | - | 45 |  |
| $\overline{\text { WR pulse delay time }}$ | $\mathrm{t}_{\text {wD }}$ |  | - | 45 |  |
| Address setup time | $\mathrm{t}_{\text {AS }}$ |  | t $\phi-25$ | - |  |
| Address hold time | $\mathrm{t}_{\mathrm{AH}}$ |  | t $\phi$ - 3 | - |  |
| Read data setup time | $\mathrm{t}_{\text {RS }}$ |  | 25 | - |  |
| Read data hold time | $\mathrm{t}_{\text {RH }}$ |  | 0 | - |  |
| Read data access time | $\mathrm{t}_{\text {ACC }}$ |  | - | 3t $\dagger$-65 |  |
| Write data setup time | $\mathrm{t}_{\text {ws }}$ |  | 2t $\phi-30$ | - |  |
| Write data hold time | $t_{\text {wh }}$ |  | t $\phi$ - 3 | - |  |


(2) Multiplexed bus type

External program memory control

| $\left(\mathrm{V}_{\mathrm{DD}}=4.5\right.$ to $5.5 \mathrm{~V}, \mathrm{Ta}=-30$ to $\left.+70^{\circ} \mathrm{C}\right)$ |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Symbol | Condition | Min. | Max. | Unit |
| Cycle time | $t_{\text {cyc }}$ | $\mathrm{f}_{\mathrm{osc}}=30 \mathrm{MHz}$ | 33.3 | - | ns |
| Clock pulse width (HIGH level) | $\mathrm{t}_{\text {¢ }}{ }_{\text {WH }}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 13 | - |  |
| Clock pulse width (LOW level) | $\mathrm{t}_{\text {e }} \mathrm{WLL}$ |  | 13 | - |  |
| ALE pulse width | $\mathrm{T}_{\text {AW }}$ |  | $2 t \phi-10$ | - |  |
| PSEN pulse width | $t_{\text {PW }}$ |  | $2 \mathrm{t} \phi-15$ | - |  |
| $\overline{\text { PSEN }}$ pulse delay time | $\mathrm{t}_{\text {PAD }}$ |  | t $\phi$ - 3 | - |  |
| Low address setup time | $\mathrm{t}_{\text {ALS }}$ |  | $2 \mathrm{t} \phi-15$ | - |  |
| Low address hold time | $\mathrm{t}_{\text {ALH }}$ |  | t $\phi$ - 3 | - |  |
| High address setup time | $\mathrm{t}_{\text {AHS }}$ |  | 3t - 25 | - |  |
| High address hold time | $\mathrm{t}_{\text {AHH }}$ |  | 0 | - |  |
| Instruction setup time | $\mathrm{t}_{\text {IS }}$ |  | 25 | - |  |
| Instruction hold time | $\mathrm{t}_{\mathrm{H}}$ |  | 0 | t $\phi$ - 3 |  |

Note: $\mathrm{t} \phi=\mathrm{t}_{\mathrm{cyc}} / 2$


Bus timing during no wait cycle time

External data memory control

| $\left(\mathrm{V}_{\mathrm{DD}}=4.5\right.$ to $5.5 \mathrm{~V}, \mathrm{Ta}=-30$ to $+70^{\circ} \mathrm{C}$ |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Symbol | Condition | Min. | Max. | Unit |
| Cycle time | $\mathrm{t}_{\text {cyc }}$ | $\mathrm{f}_{\text {osc }}=30 \mathrm{MHz}$ | 33.3 | - | ns |
| Clock pulse width (HIGH level) | $\mathrm{t}_{\text {¢WH }}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 13 | - |  |
| Clock pulse width (LOW level) | $\mathrm{t}_{\text {dWL }}$ |  | 13 | - |  |
| ALE pulse width | $t_{\text {AW }}$ |  | $2 \mathrm{t} \phi-10$ | - |  |
| $\overline{\mathrm{RD}}$ pulse width | $t_{\text {Rw }}$ |  | $2 \mathrm{t} \phi$ - 15 | - |  |
| WR pulse width | $\mathrm{t}_{\text {ww }}$ |  | $2 \mathrm{t} \phi-15$ | - |  |
| $\overline{\mathrm{RD}}$ pulse delay time | $\mathrm{t}_{\text {RAD }}$ |  | t $\phi$ - 3 | - |  |
| $\overline{\text { WR }}$ pulse delay time | $\mathrm{t}_{\text {wad }}$ |  | t $\phi$ - 3 | - |  |
| Low address setup time | $\mathrm{t}_{\text {ALS }}$ |  | $2 \mathrm{t} \phi-15$ | - |  |
| Low address hold time | $\mathrm{t}_{\text {ALH }}$ |  | t $\phi$ - 3 | - |  |
| High address setup time | $\mathrm{t}_{\text {AHS }}$ |  | $3 \mathrm{t} \phi$ - 25 | - |  |
| High address hold time | $\mathrm{t}_{\text {AHH }}$ |  | t $\phi$ - 3 | - |  |
| Read data setup time | $\mathrm{t}_{\mathrm{RS}}$ |  | 25 | - |  |
| Read data hold time | $\mathrm{t}_{\text {RH }}$ |  | 0 | t $\phi$ - 3 |  |
| Write data setup time | $\mathrm{t}_{\text {ws }}$ |  | $2 \mathrm{t} \phi-30$ | - |  |
| Write data hold time | $\mathrm{t}_{\text {wh }}$ |  | t $\dagger$ - 3 | - |  |



Note: $\mathrm{t} \phi=\mathrm{t}_{\mathrm{cyd}} / 2$

Bus timina durina no wait cvcle time
(3) Serial port control

Serial ports 1 and 6 (SIO1 and 6)
Master mode (Clock synchronous serial port)

| $\left(\mathrm{V}_{\mathrm{DD}}=4.5\right.$ to $5.5 \mathrm{~V}, \mathrm{Ta}=-30$ to $+70^{\circ} \mathrm{C}$ |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Symbol | Condition | Min. | Max. | Unit |
| Cycle time | $\mathrm{t}_{\text {cyc }}$ | $\mathrm{f}_{\mathrm{OSC}}=30 \mathrm{MHz}$ | 33.3 | - | ns |
| Serial clock cycle time | $\mathrm{t}_{\text {sckc }}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | $4 \mathrm{t}_{\text {cyc }}$ | - |  |
| Output data setup time | $\mathrm{t}_{\text {STM }}$ |  | $2 \mathrm{t} \phi-5$ | - |  |
| Output data hold time | $\mathrm{t}_{\text {STM }}{ }_{\text {S }}$ |  | $5 \mathrm{t} \phi-10$ | - |  |
| Input data setup time | $\mathrm{t}_{\text {SRMX }}$ |  | 13 | - |  |
| Input data hold time | $\mathrm{t}_{\text {SRMXH }}$ |  | 0 | - |  |

Note: $\mathrm{t} \phi=\mathrm{t}_{\mathrm{cyc}} / 2$


Slave mode (Clock synchronous serial port)

| $\left(\mathrm{V}_{\mathrm{DD}}=4.5\right.$ to $5.5 \mathrm{~V}, \mathrm{Ta}=-30$ to $+70^{\circ} \mathrm{C}$ |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Symbol | Condition | Min. | Max. | Unit |
| Cycle time | $\mathrm{t}_{\text {cyc }}$ | $\mathrm{f}_{\mathrm{osc}}=30 \mathrm{MHz}$ | 33.3 | - | ns |
| Serial clock cycle time | $\mathrm{t}_{\text {sckc }}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | $4 \mathrm{t}_{\text {cyc }}$ | - |  |
| Output data setup time | $\mathrm{t}_{\text {stmx }}$ |  | $2 \mathrm{t} \phi$ - 15 | - |  |
| Output data hold time | $\mathrm{t}_{\text {STM }}$ |  | $4 \mathrm{t} \phi$ - 10 | - |  |
| Input data setup time | $\mathrm{t}_{\text {SRMXS }}$ |  | 13 | - |  |
| Input data hold time | $\mathrm{t}_{\text {SRMXH }}$ |  | 3 | - |  |

Note: $\mathrm{t} \phi=\mathrm{t}_{\mathrm{cyc}} / 2$


Serial ports 4 and 5 (SIO4 and 5)
Master mode (Clock synchronous serial port)

| $\left(\mathrm{V}_{\mathrm{DD}}=4.5\right.$ to $5.5 \mathrm{~V}, \mathrm{Ta}=-30$ to $\left.+70^{\circ} \mathrm{C}\right)$ |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Symbol | Condition | Min. | Max. | Unit |
| Cycle time | $\mathrm{t}_{\text {cyc }}$ | $\mathrm{f}_{\text {osc }}=30 \mathrm{MHz}$ | 33.3 | - | ns |
| Serial clock cycle time | $\mathrm{t}_{\text {sck }}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | $6 \mathrm{t}_{\text {cyc }}$ | - |  |
| Output data setup time | $\mathrm{t}_{\text {STMX }}$ |  | $6 \mathrm{t} \phi$ - 5 | - |  |
| Output data hold time | $\mathrm{t}_{\text {STMXH }}$ |  | 4.5 t $\phi$ - 10 | - |  |
| Input data setup time | $\mathrm{t}_{\text {SRMXS }}$ |  | 13 | - |  |
| Input data hold time | $\mathrm{t}_{\text {SRMXH }}$ |  | 0 | - |  |

Note: $\mathrm{t} \phi=\mathrm{t}_{\mathrm{cyc}} / 2$



Slave mode (Clock synchronous serial port)

| $\left(\mathrm{V}_{\mathrm{DD}}=4.5\right.$ to $5.5 \mathrm{~V}, \mathrm{Ta}=-30$ to $\left.+70^{\circ} \mathrm{C}\right)$ |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Symbol | Condition | Min. | Max. | Unit |
| Cycle time | $\mathrm{t}_{\text {cyc }}$ | $\mathrm{f}_{\mathrm{osc}}=30 \mathrm{MHz}$ | 33.3 | - | ns |
| Serial clock cycle time | $\mathrm{t}_{\text {sckc }}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | $6 \mathrm{t}_{\text {cyc }}$ | - |  |
| Output data setup time | $\mathrm{t}_{\text {STMXS }}$ |  | $3 \mathrm{t} \phi-15$ | - |  |
| Output data hold time | $\mathrm{t}_{\text {STMXH }}$ |  | $6 \mathrm{t} \phi-10$ | - |  |
| Input data setup time | $\mathrm{t}_{\text {SRMXS }}$ |  | 13 | - |  |
| Input data hold time | $\mathrm{t}_{\text {SRMXH }}$ |  | 3 | - |  |

Note: $\mathrm{t} \phi=\mathrm{t}_{\mathrm{cyc}} / 2$



Measurement points for AC timing (except the serial port)


Measurement points for AC timing (the serial port)


## AC Characteristics $2\left(V_{D D}=2.4\right.$ to 3.6 V$)$

(1) Separate Bus Type

External program memory control
MSM66577L ( $\mathrm{V}_{\mathrm{DD}}=2.4$ to $3.6 \mathrm{~V}, \mathrm{Ta}=-30$ to $\left.+70^{\circ} \mathrm{C}\right)$
MSM66Q577LY ( $\mathrm{V}_{\mathrm{DD}}=3.0$ to $3.6 \mathrm{~V}, \mathrm{Ta}=-30$ to $+70^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Condition | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Cycle time | $\mathrm{t}_{\text {cyc }}$ | $\mathrm{f}_{\mathrm{osc}}=14 \mathrm{MHz}$ | 71.4 | - | ns |
| Clock pulse width (HIGH level) | $\mathrm{t}_{\text {¢ }}{ }_{\text {WH }}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 28 | - |  |
| Clock pulse width (LOW level) | $\mathrm{t}_{\text {e }}{ }_{\text {WL }}$ |  | 28 | - |  |
| $\overline{\text { PSEN }}$ pulse width | $\mathrm{t}_{\text {PW }}$ |  | $2 \mathrm{t} \phi-40$ | - |  |
| $\overline{\text { PSEN }}$ pulse delay time | $\mathrm{t}_{\text {PD }}$ |  | - | 95 |  |
| Address setup time | $\mathrm{t}_{\text {AS }}$ |  | t $\phi$ - 45 | - |  |
| Address hold time | $\mathrm{t}_{\text {AH }}$ |  | 0 | - |  |
| Instruction setup time | $\mathrm{t}_{\text {IS }}$ |  | 75 | - |  |
| Instruction hold time | $\mathrm{t}_{\mathrm{H}}$ |  | 0 | - |  |
| Read data access time | $\mathrm{t}_{\text {ACC }}$ |  | - | $3 \mathrm{t} \phi-120$ |  |

Note: $\mathrm{t} \phi=\mathrm{t}_{\text {cyc }} / 2$


Bus timing during no wait cycle time

External data memory control
MSM66577L ( $\mathrm{V}_{\mathrm{DD}}=2.4$ to $3.6 \mathrm{~V}, \mathrm{Ta}=-30$ to $\left.+70^{\circ} \mathrm{C}\right)$
MSM66Q577LY ( $\mathrm{V}_{\mathrm{DD}}=3.0$ to $3.6 \mathrm{~V}, \mathrm{Ta}=-30$ to $+70^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Condition | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Cycle time | $\mathrm{t}_{\mathrm{cyc}}$ | $\mathrm{f}_{\text {osc }}=14 \mathrm{MHz}$ | 71.4 | - | ns |
| Clock pulse width (HIGH level) | $\mathrm{t}_{\text {dWH }}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 28 | - |  |
| Clock pulse width (LOW level) | $\mathrm{t}_{\text {¢ }} \mathrm{WL}$ |  | 28 | - |  |
| $\overline{\mathrm{RD}}$ pulse width | $\mathrm{t}_{\mathrm{RW}}$ |  | $2 \mathrm{t} \phi-40$ | - |  |
| WR pulse width | $\mathrm{t}_{\text {ww }}$ |  | $2 \mathrm{t} \phi$ - 40 | - |  |
| $\overline{\mathrm{RD}}$ pulse delay time | $\mathrm{t}_{\text {RD }}$ |  | - | 95 |  |
| $\overline{\text { WR pulse delay time }}$ | $\mathrm{t}_{\text {wD }}$ |  | - | 95 |  |
| Address setup time | $\mathrm{t}_{\text {AS }}$ |  | t $\phi$ - 45 | - |  |
| Address hold time | $\mathrm{t}_{\mathrm{AH}}$ |  | t $\phi$ - 6 | - |  |
| Read data setup time | $t_{\text {RS }}$ |  | 75 | - |  |
| Read data hold time | $\mathrm{t}_{\text {RH }}$ |  | 0 | - |  |
| Read data access time | $\mathrm{t}_{\text {ACC }}$ |  | - | 3t $\phi$-120 |  |
| Write data setup time | $\mathrm{t}_{\text {ws }}$ |  | $2 t \phi-55$ | - |  |
| Write data hold time | $\mathrm{t}_{\text {wh }}$ |  | t $\phi$ - 6 | - |  |


(2) Multiplexed bus type

External program memory control
MSM66577L $\left(\mathrm{V}_{\mathrm{DD}}=2.4\right.$ to $3.6 \mathrm{~V}, \mathrm{Ta}=-30$ to $\left.+70^{\circ} \mathrm{C}\right)$
MSM66Q577LY ( $\mathrm{V}_{\mathrm{DD}}=3.0$ to $3.6 \mathrm{~V}, \mathrm{Ta}=-30$ to $\left.+70^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Condition | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Cycle time | $\mathrm{t}_{\text {cyc }}$ | $\mathrm{f}_{\text {osc }}=14 \mathrm{MHz}$ | 71.4 | - | ns |
| Clock pulse width (HIGH level) | $\mathrm{t}_{\text {¢ }} \mathrm{WH}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 28 | - |  |
| Clock pulse width (LOW level) | $\mathrm{t}_{\text {ofL }}$ |  | 28 | - |  |
| ALE pulse width | $\mathrm{t}_{\mathrm{Aw}}$ |  | $2 \mathrm{t} \phi-15$ | - |  |
| $\overline{\text { PSEN }}$ pulse width | $t_{\text {pw }}$ |  | $2 \mathrm{t} \phi$ - 40 | - |  |
| PSEN pulse delay time | $t_{\text {PAD }}$ |  | t $\phi$ - 6 | - |  |
| Low address setup time | $\mathrm{t}_{\text {ALS }}$ |  | 2t $\phi-25$ | - |  |
| Low address hold time | $\mathrm{t}_{\text {ALH }}$ |  | t $\phi$ - 6 | - |  |
| High address setup time | $\mathrm{t}_{\text {AHS }}$ |  | $3 \mathrm{t} \phi$ - 45 | - |  |
| High address hold time | $\mathrm{t}_{\text {AHH }}$ |  | 0 | - |  |
| Instruction setup time | $\mathrm{t}_{\text {IS }}$ |  | 75 | - |  |
| Instruction hold time | $\mathrm{t}_{\mathrm{H}}$ |  | 0 | t $\phi$ - 6 |  |

Note: $\mathrm{t} \phi=\mathrm{t}_{\mathrm{cyc}} / 2$


External data memory control
MSM66577L ( $\mathrm{V}_{\mathrm{DD}}=2.4$ to 3.6 V , $\mathrm{Ta}=-30$ to $\left.+70^{\circ} \mathrm{C}\right)$
MSM66Q577LY (VD $=3.0$ to $3.6 \mathrm{~V}, \mathrm{Ta}=-30$ to $+70^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Condition | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Cycle time | $\mathrm{t}_{\mathrm{cyc}}$ | $\mathrm{f}_{\mathrm{OSC}}=14 \mathrm{MHz}$ | 71.4 | - | ns |
| Clock pulse width (HIGH level) | $\mathrm{t}_{\text {dWH }}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 28 | - |  |
| Clock pulse width (LOW level) | $\mathrm{t}_{\text {¢ }}{ }_{\text {WL }}$ |  | 28 | - |  |
| ALE pulse width | $t_{\text {Aw }}$ |  | $2 \mathrm{t} \phi-15$ | - |  |
| $\overline{\mathrm{RD}}$ pulse width | $\mathrm{t}_{\mathrm{RW}}$ |  | $2 \mathrm{t} \phi-40$ | - |  |
| $\overline{\text { WR pulse width }}$ | $\mathrm{t}_{\mathrm{ww}}$ |  | $2 \mathrm{t} \phi-40$ | - |  |
| $\overline{\mathrm{RD}}$ pulse delay time | $\mathrm{t}_{\text {RAD }}$ |  | t $\phi$ - 6 | - |  |
| $\overline{\text { WR pulse delay time }}$ | $\mathrm{t}_{\text {WAD }}$ |  | t $\phi$ - 6 | - |  |
| Low address setup time | $t_{\text {ALS }}$ |  | $2 \mathrm{t} \phi-25$ | - |  |
| Low address hold time | $\mathrm{t}_{\text {ALH }}$ |  | t $\phi$ - 6 | - |  |
| High address setup time | $\mathrm{t}_{\text {AHS }}$ |  | $3 \mathrm{t} \phi-45$ | - |  |
| High address hold time | $\mathrm{t}_{\text {AHH }}$ |  | t $\phi$ - 6 | - |  |
| Read data setup time | $\mathrm{t}_{\text {RS }}$ |  | 75 | - |  |
| Read data hold time | $\mathrm{t}_{\text {RH }}$ |  | 0 | t $\phi-6$ |  |
| Write data setup time | $\mathrm{t}_{\text {ws }}$ |  | $2 t \phi-55$ | - |  |
| Write data hold time | $\mathrm{t}_{\mathrm{wH}}$ |  | t $\phi$ - 6 | - |  |



Bus timina durina no wait cycle time
(3) Serial port control

Serial ports 1 and 6 (SIO1 and 6)
Master mode (Clock synchronous serial port)
MSM66577L ( $\mathrm{V}_{\mathrm{DD}}=2.4$ to $3.6 \mathrm{~V}, \mathrm{Ta}=-30$ to $\left.+70^{\circ} \mathrm{C}\right)$
MSM66Q577LY (V $\mathrm{V}_{\mathrm{DD}}=3.0$ to $3.6 \mathrm{~V}, \mathrm{Ta}=-30$ to $+70^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Condition | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Cycle time | $\mathrm{t}_{\text {cyc }}$ | $\mathrm{f}_{\text {OSC }}=14 \mathrm{MHz}$ | 71.4 | - | ns |
| Serial clock cycle time | $\mathrm{t}_{\text {sckc }}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | $4 \mathrm{t}_{\text {cyc }}$ | - |  |
| Output data setup time | $\mathrm{t}_{\text {STMXS }}$ |  | $2 \mathrm{t} \phi-10$ | - |  |
| Output data hold time | $\mathrm{t}_{\text {STMXH }}$ |  | $5 \mathrm{t} \phi-20$ | - |  |
| Input data setup time | $\mathrm{t}_{\text {SRMXS }}$ |  | 21 | - |  |
| Input data hold time | $\mathrm{t}_{\text {SRMXH }}$ |  | 0 | - |  |

Note: $\mathrm{t} \phi=\mathrm{t}_{\mathrm{cyc}} / 2$


Slave mode (Clock synchronous serial port)

| MSM66Q577LY ( $\mathrm{V}_{\mathrm{DD}}=3.0$ to $3.6 \mathrm{~V}, \mathrm{Ta}=-30$ to $\left.+70^{\circ} \mathrm{C}\right)$ |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Symbol | Condition | Min. | Max. | Unit |
| Cycle time | $\mathrm{t}_{\mathrm{cyc}}$ | $\mathrm{f}_{\text {osc }}=14 \mathrm{MHz}$ | 71.4 | - | ns |
| Serial clock cycle time | $\mathrm{t}_{\text {sck }}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | $4 \mathrm{t}_{\text {cyc }}$ | - |  |
| Output data setup time | $\mathrm{t}_{\text {STMXS }}$ |  | 2 t - 30 | - |  |
| Output data hold time | $\mathrm{t}_{\text {STMXH }}$ |  | 4 t $\phi$ - 20 | - |  |
| Input data setup time | $\mathrm{t}_{\text {SRMXS }}$ |  | 21 | - |  |
| Input data hold time | $\mathrm{t}_{\text {SRMXH }}$ |  | 7 | - |  |

Note: $\mathrm{t} \phi=\mathrm{t}_{\mathrm{cyc}} / 2$


Serial ports 4 and 5 (SIO4 and 5)
Master mode (Clock synchronous serial port)
MSM66577L $\left(\mathrm{V}_{\mathrm{DD}}=2.4\right.$ to $3.6 \mathrm{~V}, \mathrm{Ta}=-30$ to $\left.+70^{\circ} \mathrm{C}\right)$
MSM66Q577LY ( $\mathrm{V}_{\mathrm{DD}}=3.0$ to $3.6 \mathrm{~V}, \mathrm{Ta}=-30$ to $+70^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Condition | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Cycle time | $\mathrm{t}_{\text {cyc }}$ | $\mathrm{f}_{\text {osc }}=14 \mathrm{MHz}$ | 71.4 | - | ns |
| Serial clock cycle time | $t_{\text {sckc }}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | $5.6 \mathrm{t}_{\mathrm{cyc}}$ | - |  |
| Output data setup time | $\mathrm{t}_{\text {STM }}$ |  | 5.6 t $\phi-10$ | - |  |
| Output data hold time | $\mathrm{t}_{\text {STMXH }}$ |  | 4.2 t $\phi-20$ | - |  |
| Input data setup time | $\mathrm{t}_{\text {SRMXS }}$ |  | 21 | - |  |
| Input data hold time | $\mathrm{t}_{\text {SRMXH }}$ |  | 0 | - |  |

Note: $\mathrm{t} \phi=\mathrm{t}_{\mathrm{cyc}} / 2$


Slave mode (Clock synchronous serial port)

$$
\begin{aligned}
\text { MSM66577L }\left(\mathrm{V}_{\mathrm{DD}}\right. & \left.=2.4 \text { to } 3.6 \mathrm{~V}, \mathrm{Ta}=-30 \text { to }+70^{\circ} \mathrm{C}\right) \\
\text { MSM66Q77LY }\left(\mathrm{V}_{\mathrm{DD}}\right. & \left.=3.0 \text { to } 3.6 \mathrm{~V}, \mathrm{Ta}=-30 \text { to }+70^{\circ} \mathrm{C}\right)
\end{aligned}
$$

| Parameter | Symbol | Condition | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Cycle time | $t_{\text {cyc }}$ | $\mathrm{f}_{\mathrm{osc}}=14 \mathrm{MHz}$ | 71.4 | - | ns |
| Serial clock cycle time | $\mathrm{t}_{\text {sckc }}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | $5.6 \mathrm{t}_{\text {cyc }}$ | - |  |
| Output data setup time | $\mathrm{t}_{\text {STMXS }}$ |  | 2.8 t $\phi$ - 30 | - |  |
| Output data hold time | $\mathrm{t}_{\text {STMXH }}$ |  | 5.6 t $\phi-20$ | - |  |
| Input data setup time | $\mathrm{t}_{\text {SRMXS }}$ |  | 21 | - |  |
| Input data hold time | $\mathrm{t}_{\text {SRMXH }}$ |  | 7 | - |  |

Note: $\mathrm{t} \phi=\mathrm{t}_{\mathrm{cyc}} / 2$



Measurement points for AC timing (except the serial port)


Measurement points for AC timing (the serial port)


A/D Converter Characteristics 1 ( $\mathrm{V}_{\mathrm{DD}}=4.5$ to 5.5 V )

| $\left(\mathrm{Ta}=-30\right.$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\text {REF }}=4.5$ to $\left.5.5 \mathrm{~V}, \mathrm{AGND}=\mathrm{GND}=0 \mathrm{~V}\right)$ |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Symbol | Condition | Min. | Typ. | Max. | Unit |
| Resolution | n | Refer to measurement circuit 1 <br> Analog input source impedance $\begin{gathered} \mathrm{R}_{1} \leq 5 \mathrm{k} \Omega \\ \mathrm{t}_{\text {conv }}=10.7 \mu \mathrm{~s} \\ \hline \end{gathered}$ | - | 10 | - | Bit |
| Linearity error | $\mathrm{E}_{\mathrm{L}}$ |  | - | - | $\pm 3$ | LSB |
| Differential linearity error | $\mathrm{E}_{\mathrm{D}}$ |  | - | - | $\pm 2$ |  |
| Zero scale error | $\mathrm{E}_{\text {zs }}$ |  | - | - | +3 |  |
| Full-scale error | $\mathrm{E}_{\mathrm{FS}}$ |  | - | - | -3 |  |
| Cross talk | $\mathrm{E}_{\text {CT }}$ | Refer to measurement circuit 2 | - | - | $\pm 1$ |  |
| Conversion time | $\mathrm{t}_{\text {conv }}$ | Set according to ADTM set data | 10.7 | - | - | $\mu \mathrm{s} / \mathrm{ch}$ |

A/D Converter Characteristics $2\left(\mathrm{~V}_{\mathrm{DD}}=2.4\right.$ to $\mathbf{3 . 6} \mathrm{V}$ )
MSM66577L ( $\mathrm{Ta}=-30$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\text {REF }}=2.4$ to 3.6 V , $\mathrm{AGND}=\mathrm{GND}=0 \mathrm{~V}$ ) $\operatorname{MSM66Q577LY}\left(\mathrm{Ta}=-30\right.$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\text {REF }}=3.0$ to $\left.3.6 \mathrm{~V}, \mathrm{AGND}=\mathrm{GND}=0 \mathrm{~V}\right)$

| Parameter | Symbol | Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Resolution | n | Refer to measurement circuit 1 <br> Analog input source impedance $\begin{gathered} \mathrm{R}_{1} \leq 5 \mathrm{k} \Omega \\ \mathrm{t}_{\mathrm{conv}}=10.7 \mu \mathrm{~s} \\ \hline \end{gathered}$ | - | 10 | - | Bit |
| Linearity error | $\mathrm{E}_{\mathrm{L}}$ |  | - | - | $\pm 4$ | LSB |
| Differential linearity error | $E_{\text {D }}$ |  | - | - | $\pm 3$ |  |
| Zero scale error | $\mathrm{E}_{\text {zs }}$ |  | - | - | +4 |  |
| Full-scale error | $\mathrm{E}_{\text {FS }}$ |  | - | - | -4 |  |
| Cross talk | $\mathrm{E}_{\text {CT }}$ | Refer to measurement circuit 2 | - | - | $\pm 2$ |  |
| Conversion time | $\mathrm{t}_{\text {Conv }}$ | Set according to ADTM set data | 27.4 | - | - | $\mu \mathrm{s} / \mathrm{ch}$ |



Measurement Circuit 1


Measurement Circuit 2

Definition of Terminology

1. Resolution

Resolution is the value of minimum discernible analog input.
With 10 bits, since $2^{10}=1024$, resolution of $\left(\mathrm{V}_{\mathrm{REF}}-\mathrm{AGND}\right) \div 1024$ is possible.
2. Linearity error

Linearity error is the difference between ideal conversion characteristics and actual conversion characteristics of a 10 -bit $\mathrm{A} / \mathrm{D}$ converter (not including quantization error).
Ideal conversion characteristics can be obtained by dividing the voltage between $\mathrm{V}_{\text {REF }}$ and AGND into 1024 equal steps.
3. Differential linearity error

Differential linearity error indicates the smoothness of conversion characteristics. Ideally, the range of analog input voltage that corresponds to 1 converted bit of digital output is $1 \mathrm{LSB}=\left(\mathrm{V}_{\mathrm{REF}}-\mathrm{AGND}\right) \div 1024$. Differential error is the difference between this ideal bit size and bit size of an arbitrary point in the conversion range.
4. Zero scale error

Zero scale error is the difference between ideal conversion characteristics and actual conversion characteristics at the point where the digital output changes from 000 H to 001 H .
5. Full-scale error

Full-scale error is the difference between ideal conversion characteristics and actual conversion characteristics at the point where the digital output changes from 3FEH to 3 FFH .

## D/A Converter Characteristics

|  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Symbol | Condition | Min. | Typ. | Max. | Unit |
| Resolution | n | - | - | - | 8 | Bit |
| Linearity error | $\mathrm{E}_{\mathrm{L}}$ |  | - | - | $\pm 1$ | LSB |
| Absolute precision | - |  | - | - | $\pm 2$ |  |
| Conversion time | $\mathrm{t}_{\text {Conv }}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | - | 20 | 50 | $\mu \mathrm{s}$ |
| Analog output impedance | - | - | - | 20 | - | $\mathrm{k} \Omega$ |

Definition of Terminology

1. Resolution

Resolution is the value of minimum discernible analog output.
With 8 bits, since $2^{8}=256$, resolution of $\left(V_{D D}-G N D\right) \div 256$ is possible.

## 2. Linearity error

Linearity error is the difference between ideal conversion characteristics and actual conversion characteristics of an 8 -bit D/A converter.
Ideal conversion characteristics can be obtained by dividing the voltage between $\mathrm{V}_{\mathrm{DD}}$ and GND into 256 equal steps.
3. Differential linearity error

Differential linearity error indicates the smoothness of conversion characteristics. Ideally, the range of analog input voltage that corresponds to 1 converted bit of digital input is $1 \mathrm{LSB}=\left(\mathrm{V}_{\mathrm{DD}}-\mathrm{GND}\right) \div 256$. Differential error is the difference between this ideal bit size and bit size of an arbitrary point in the conversion range.
4. Absolute precision

Absolute precision is a gross error including a linearity error and the effect of noise.

## PACKAGE DIMENSIONS



Notes for Mounting the Surface Mount Type Packages
The surface mount type packages are very susceptible to heat in reflow mounting and humidity absorbed in storage.
Therefore, before you perform reflow mounting, contact Oki's responsible sales person on the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

## NOTICE

1. The information contained herein can change without notice owing to product and/or technical improvements. Before using the product, please make sure that the information being referred to is up-to-date.
2. The outline of action and examples for application circuits described herein have been chosen as an explanation for the standard action and performance of the product. When planning to use the product, please ensure that the external conditions are reflected in the actual circuit, assembly, and program designs.
3. When designing your product, please use our product below the specified maximum ratings and within the specified operating ranges including, but not limited to, operating voltage, power dissipation, and operating temperature.
4. Oki assumes no responsibility or liability whatsoever for any failure or unusual or unexpected operation resulting from misuse, neglect, improper installation, repair, alteration or accident, improper handling, or unusual physical or electrical stress including, but not limited to, exposure to parameters beyond the specified maximum ratings or operation outside the specified operating range.
5. Neither indemnity against nor license of a third party's industrial and intellectual property right, etc. is granted by us in connection with the use of the product and/or the information and drawings contained herein. No responsibility is assumed by us for any infringement of a third party's right which may result from the use thereof.
6. The products listed in this document are intended for use in general electronics equipment for commercial applications (e.g., office automation, communication equipment, measurement equipment, consumer electronics, etc.). These products are not authorized for use in any system or application that requires special or enhanced quality and reliability characteristics nor in any system or application where the failure of such system or application may result in the loss or damage of property, or death or injury to humans.
Such applications include, but are not limited to, traffic and automotive equipment, safety devices, aerospace equipment, nuclear power control, medical equipment, and life-support systems.
7. Certain products in this document may need government approval before they can be exported to particular countries. The purchaser assumes the responsibility of determining the legality of export of these products and will take appropriate and necessary steps at their own expense for these.
8. No part of the contents contained herein may be reprinted or reproduced without our prior permission.

Copyright 2000 Oki Electric Industry Co., Ltd.

