

### Driver Characteristics

| Parameter                                  | Rating  | Units |
|--------------------------------------------|---------|-------|
| $V_{\text{OFFSET}}$                        | 600     | V     |
| $I_{\text{O } \pm}$ (Source/Sink)          | 250/500 | mA    |
| $V_{\text{CStH}}$                          | 250     | mV    |
| $t_{\text{ON}} / t_{\text{OFF}}$ (Typical) | 100     | ns    |

### Features

- Floating Channel Designed for Bootstrap Operation up to 600V
- Tolerant to Negative Transient Voltages; dV/dt Immune
- Undervoltage Lockout
- 3.3V, 5V, and 12V Input Logic Compatible
- Open-Drain FAULT Indicator Pin Shows Over-Current Shutdown
- Output in Phase with the Input

### Applications

- High-Speed Gate Driver
- Motor Drive Inverter

### Description

The IX2127 is a high-voltage, high-speed power MOSFET and IGBT driver. High-voltage level-shift circuitry enables this device to operate up to 600V. Clare's proprietary common-mode design techniques provide stable operation in high dV/dt noise environments.

An on-board comparator can be used to detect an over-current condition in the driven MOSFET or IGBT device, and then shut down drive to that device. An open-drain output,  $\overline{\text{FAULT}}$ , indicates that an over-current shutdown has occurred.

The gate driver output typically can source 250mA and sink 500mA, which is suitable for fluorescent lamp ballast, motor control, SMPS, and other converter drive topologies.


The IX2127 is provided in 8-pin DIP and 8-pin SOIC packages, and is available in Tape & Reel versions. See ordering information below.

### Ordering Information

| Part      | Description            |
|-----------|------------------------|
| IX2127G   | 8-Pin DIP (50/Tube)    |
| IX2127N   | 8-Pin SOIC (100/Tube)  |
| IX2127NTR | 8-Pin SOIC (2000/Reel) |



### IX2127 Block Diagram




|                                      |           |
|--------------------------------------|-----------|
| <b>1. Specifications</b>             | <b>3</b>  |
| 1.1 Package Pinout                   | 3         |
| 1.2 Pin Description                  | 3         |
| 1.3 Absolute Maximum Ratings         | 3         |
| 1.4 Recommended Operating Conditions | 4         |
| 1.5 General Conditions               | 4         |
| 1.6 Electrical Characteristics       | 4         |
| 1.7 Timing Characteristics           | 5         |
| <b>2. Performance Data</b>           | <b>7</b>  |
| <b>3. Manufacturing Information</b>  | <b>10</b> |
| 3.1 Mechanical Dimensions            | 10        |
| 3.2 Soldering                        | 11        |
| 3.3 Washing                          | 11        |

## 1 Specifications

### 1.2 Pin Description

#### 1.1 Package Pinout



| Pin# | Name               | Description                           |
|------|--------------------|---------------------------------------|
| 1    | $V_{CC}$           | Logic Supply Voltage                  |
| 2    | IN                 | Logic Input                           |
| 3    | $\overline{FAULT}$ | Fault Indicator Output                |
| 4    | COM                | Logic Ground                          |
| 5    | $V_S$              | High Side Return                      |
| 6    | CS                 | Comparator Input, Over-Current Detect |
| 7    | HO                 | High Side Gate Drive Output           |
| 8    | $V_B$              | High Side Supply Voltage              |

#### 1.3 Absolute Maximum Ratings

Unless otherwise specified, ratings are provided at  $T_A=25^\circ\text{C}$  and all bias levels are with respect to COM.

| Parameter                                 | Symbol    | Minimum   | Maximum      | Units            |
|-------------------------------------------|-----------|-----------|--------------|------------------|
| Logic Supply Voltage                      | $V_{CC}$  | -0.3      | 15           | V                |
| High Side Floating Supply Voltage         | $V_B$     | -0.3      | 625          |                  |
| High Side Floating Offset Voltage         | $V_S$     | $V_B-12$  | $V_B+0.3$    |                  |
| Logic Input Voltage                       | $V_{IN}$  | -0.3      | $V_{CC}+0.3$ |                  |
| High Side Floating Output Voltage         | $V_{HO}$  | $V_S-0.3$ | $V_B+0.3$    |                  |
| Current Sense Voltage                     | $V_{CS}$  | $V_S-0.3$ | $V_B+0.3$    |                  |
| $\overline{FAULT}$ Output Voltage         | $V_{FLT}$ | -0.3      | $V_{CC}+0.3$ |                  |
| Allowable Offset Supply Voltage Transient | $dV_S/dt$ | -         | 50           | V/ns             |
| Package Power Dissipation                 | $P_D$     |           |              | W                |
| 8-Lead DIP                                |           | -         | 1            |                  |
| 8-Lead SOIC                               |           | -         | 0.625        |                  |
| Junction Temperature                      | $T_J$     | -         | 150          | $^\circ\text{C}$ |
| Storage Temperature                       | $T_S$     | -55       | 150          |                  |

Absolute maximum electrical ratings are at  $25^\circ\text{C}$

*Absolute maximum ratings are stress ratings. Stresses in excess of these ratings can cause permanent damage to the device. Functional operation of the device at conditions beyond those indicated in the operational sections of this data sheet is not implied.*

## 1.4 Recommended Operating Conditions

| Parameter                         | Symbol    | Minimum | Maximum  | Units |
|-----------------------------------|-----------|---------|----------|-------|
| Logic Supply                      | $V_{CC}$  | 9       | 12       | V     |
| High Side Floating Supply         | $V_B$     | $V_S+9$ | $V_S+12$ |       |
| High Side Offset Voltage          | $V_S$     | -5      | 600      |       |
| Logic Input Voltage               | $V_{IN}$  | 0       | $V_{CC}$ |       |
| High Side Floating Output         | $V_{HO}$  | $V_S$   | $V_B$    |       |
| Current Sense Signal Voltage      | $V_{CS}$  | $V_S$   | $V_S+5$  |       |
| $\overline{FAULT}$ Output Voltage | $V_{FLT}$ | 0       | $V_{CC}$ | °C    |
| Ambient Temperature               | $T_A$     | -40     | +125     |       |

## 1.5 General Conditions

Typical values are characteristic of the device at 25°C and are the result of engineering evaluations. They are provided for information purposes only and are not part of the manufacturing testing requirements.

Unless otherwise noted, all electrical specifications are listed for  $T_A=25^\circ\text{C}$ .

## 1.6 Electrical Characteristics

Unless otherwise specified, the test conditions are:  $V_{CC}=V_{BS}=12\text{V}$ ;  $V_{CC}$ ,  $I_N$ ,  $\overline{FAULT}$ , and Leakage voltages and currents are referenced to COM;  $V_B$ ,  $H_O$ , and  $CS$  voltages and currents are referenced to  $V_S$ .

### 1.6.1 Power Supply Specifications

| Parameter                              | Conditions            | Symbol        | Minimum | Typical | Maximum | Units         |
|----------------------------------------|-----------------------|---------------|---------|---------|---------|---------------|
| Quiescent $V_{CC}$ Supply Current      | $V_{IN}=0\text{V}$    | $I_{QCC}$     | -       | 280     | 400     | $\mu\text{A}$ |
| Quiescent $V_{BS}$ Supply Current      | $V_{IN}=0\text{V}$    | $I_{QBS}$     | -       | 500     | 1000    |               |
| $V_{BS}$ UVLO Positive-Going Threshold | -                     | $V_{BS\_UV+}$ | 6.8     | 7.7     | 8.6     | V             |
| $V_{BS}$ UVLO Negative-Going Threshold | -                     | $V_{BS\_UV-}$ | 6.3     | 7.2     | 8.1     |               |
| Offset Supply Leakage Current          | $V_B=V_S=600\text{V}$ | $I_{LKG}$     | -       | -       | 2       | $\mu\text{A}$ |

### 1.6.2 Gate Drive and Shutdown Specifications

| Parameter                               | Conditions                                                                                                | Symbol        | Minimum | Typical | Maximum | Units         |
|-----------------------------------------|-----------------------------------------------------------------------------------------------------------|---------------|---------|---------|---------|---------------|
| High Level Output Voltage, $V_B-V_{HO}$ | $I_{HO}=0\text{A}$                                                                                        | $V_{OH}$      | -       | -       | 100     | mV            |
| Low Level Output Voltage, $V_{HO}$      | $I_{HO}=0\text{A}$                                                                                        | $V_{OL}$      | -       | -       | 100     |               |
| Output Short Circuit Pulsed Current     | $V_{HO}=0\text{V}$ , $V_{IN}=5\text{V}$ , $PW \leq 10\mu\text{s}$ , $R_{GATE}=20\Omega^*$ (see Figure 1)  | $I_{HO+}$     | -200    | -250    | -       | mA            |
|                                         | $V_{HO}=12\text{V}$ , $V_{IN}=0\text{V}$ , $PW \leq 10\mu\text{s}$ , $R_{GATE}=20\Omega^*$ (see Figure 1) | $I_{HO-}$     | 420     | 500     | -       |               |
| CS Input, Positive-Going Threshold      | $V_{CC}=9\text{V to } 12\text{V}$                                                                         | $V_{CS\_TH+}$ | 180     | 260     | 320     | mV            |
| "High" CS Bias Current                  | $V_{CS}=3\text{V}$                                                                                        | $I_{CS+}$     | -       | -       | 1       | $\mu\text{A}$ |
|                                         | $V_{CS}=0\text{V}$                                                                                        | $I_{CS-}$     | -       | -       | -1      |               |

\*  $R_{GATE}$  value must be  $20\Omega$  or greater.

### 1.6.3 Logic I/O Specifications

| Parameter                    | Conditions           | Symbol        | Minimum | Typical | Maximum | Units    |
|------------------------------|----------------------|---------------|---------|---------|---------|----------|
| Logic "1" Input Voltage      | $V_{CC}=9V$ to $12V$ | $V_{IH}$      | 3.0     | -       | -       | V        |
| Logic "0" Input Voltage      | $V_{CC}=9V$ to $12V$ | $V_{IL}$      | -       | -       | 0.8     |          |
| Logic "1" Input Bias Current | $V_{IN}=5V$          | $I_{IN+}$     | -       | 2.6     | 15      | $\mu A$  |
| Logic "0" Input Bias Current | $V_{IN}=0V$          | $I_{IN-}$     | -       | -       | -1      |          |
| FAULT On-Resistance          | -                    | FLT, $R_{ON}$ | -       | 72      | -       | $\Omega$ |


### 1.6.4 Thermal Specifications

| Parameter                                              | Conditions | Symbol          | Minimum | Typical | Maximum | Units         |
|--------------------------------------------------------|------------|-----------------|---------|---------|---------|---------------|
| Thermal Resistance, Junction to Ambient:<br>8-Lead DIP | -          | $R_{\theta JA}$ | -       | -       | 125     | $^{\circ}C/W$ |
| 8-Lead SOIC                                            |            |                 | -       | -       | 200     |               |


## 1.7 Timing Characteristics

| Parameter                     | Conditions                                                | Symbol    | Minimum | Typical | Maximum | Units |
|-------------------------------|-----------------------------------------------------------|-----------|---------|---------|---------|-------|
| Turn-On Propagation Delay     | $V_{CC}=V_{BS}=12V$ ,<br>$C_L=1nF$ ,<br>$T_A=25^{\circ}C$ | $t_{on}$  | -       | 100     | 200     | ns    |
| Turn-Off Propagation Delay    |                                                           | $t_{off}$ | -       | 73      | 200     |       |
| Turn-On Rise Time             |                                                           | $t_r$     | -       | 23      | 130     |       |
| Turn-Off Fall Time            |                                                           | $t_f$     | -       | 20      | 65      |       |
| Start-Up Blanking Delay       |                                                           | $t_{blk}$ | 550     | 766     | 950     |       |
| CS Shutdown Propagation Delay |                                                           | $t_{CS}$  | -       | 220     | 360     |       |
| CS to FLT Propagation Delay   |                                                           | $t_{FLT}$ | -       | 236     | 510     |       |


### 1.7.1 Typical Connection Diagram




## 1.7.2 I/O Timing Diagram




## 1.7.3 Switching Time Waveforms




## 1.7.4 Startup Blanking Time Waveforms




## 1.7.5 CS Shutdown Waveforms




## 1.7.6 CS to FLT Waveforms




## 2 Performance Data







High-Level Output Voltage  $V_{OH}$  ( $V_B - V_{HO}$ )  
vs. Temperature




Output Source Current vs. Voltage  
( $V_{CC}=V_{BS}=V_{BIAS}$ ,  $V_{IN}=5V$ ,  $PW \leq 10\mu s$ )




Output Sink Current  
vs.  $V_{BIAS}$  Voltage  
( $V_{CC}=V_{BS}=V_{BIAS}$ ,  $V_{IN}=0V$ ,  $PW \leq 10\mu s$ )




Low-Level Output Voltage  $V_{OL}$   
vs. Temperature




Output Source Current  
vs. Temperature  
( $V_{CC}=V_{BS}=12V$ ,  $V_{IN}=5V$ ,  $PW \leq 10\mu s$ )




Output Sink Current  
vs. Temperature  
( $V_{CC}=V_{BS}=12V$ ,  $V_{IN}=0V$ ,  $PW \leq 10\mu s$ )




Start-Up Blanking Delay  
vs. Input Voltage




CS Shutdown Propagation Delay  
vs. Input Voltage




CS to FLT Propagation Delay  
vs.  $V_{CC}$  Supply Voltage




Start-Up Blanking Delay  
vs. Temperature  
( $V_{CC}=V_{BS}=12V$ )



CS Shutdown Propagation Delay  
vs. Temperature




CS to FLT Propagation Delay  
vs. Temperature  
( $V_{CC}=V_{BS}=12V$ )




### 3 Manufacturing Information

#### 3.1 Mechanical Dimensions


##### 3.1.1 8-Pin DIP Through-Hole Package



##### 3.1.2 8-Pin SOIC Package



### 3.1.3 Tape & Reel Packaging for 8-Pin SOIC Package



### 3.2 Soldering

For proper assembly, the component must be processed in accordance with the current revision of IPC/JEDEC standard J-STD-020. Failure to follow the recommended guidelines may cause permanent damage to the device resulting in impaired performance and/or a reduced lifetime expectancy.

### 3.3 Washing

Clare does not recommend ultrasonic cleaning or the use of chlorinated hydrocarbons.



**For additional information please visit our website at: [www.clare.com](http://www.clare.com)**

Clare, Inc. makes no representations or warranties with respect to the accuracy or completeness of the contents of this publication and reserves the right to make changes to specifications and product descriptions at any time without notice. Neither circuit patent licenses nor indemnity are expressed or implied. Except as set forth in Clare's Standard Terms and Conditions of Sale, Clare, Inc. assumes no liability whatsoever, and disclaims any express or implied warranty, relating to its products including, but not limited to, the implied warranty of merchantability, fitness for a particular purpose, or infringement of any intellectual property right.

The products described in this document are not designed, intended, authorized or warranted for use as components in systems intended for surgical implant into the body, or in other applications intended to support or sustain life, or where malfunction of Clare's product may result in direct physical harm, injury, or death to a person or severe property or environmental damage. Clare, Inc. reserves the right to discontinue or make changes to its products at any time without notice.

Specification: DS-IX2127-R01  
©Copyright 2010, Clare, Inc.  
All rights reserved. Printed in USA.  
2/22/2010