

Small Outline, 5 Lead, High Speed Optocouplers

Technical Data

HCPL-M452
HCPL-M453

Features

- **Surface Mountable**
- **Very Small, Low Profile JEDEC Registered Package Outline**
- **Compatible with Infrared Vapor Phase Reflow and Wave Soldering Processes**
- **Very High Common Mode Transient Immunity: 15000 V/ μ s at $V_{CM} = 1500$ V Guaranteed (HCPL-M453)**
- **High Speed: 1 Mb/s**
- **TTL Compatible**
- **Guaranteed AC and DC Performance over Temperature: 0°C to 70°C**
- **Open Collector Output**
- **Recognized Under the Component Program of U.L. (File No. E55361) for Dielectric Withstand Proof Test Voltage of 3750 Vac, 1 Minute**
- **Lead Free Option**

Description

These small outline high CMR, high speed, diode-transistor optocouplers are single channel devices in a five lead miniature footprint. They are electrically equivalent to the following Agilent optocouplers:

SO-5 Package	Standard DIP	SO-8 Package
HCPL-M452	HCPL-4502	HCPL-0452
HCPL-M453	HCPL-4503	HCPL-0453

(Note: These devices equivalent to 6N135/6N136 devices but without the base lead.)

The SO-5 JEDEC registered (MO-155) package outline does not require “through holes” in a PCB. This package occupies approximately one-fourth the footprint area of the standard dual-in-line package. The lead profile is designed to be compatible with standard surface mount processes.

These diode-transistor optocouplers use an insulating layer between the light emitting diode and an integrated photon detector to provide electrical insulation between input and output. Separate connections for the photodiode bias and output transistor collector increase the speed up to a hundred times

CAUTION: The small device geometries inherent to the design of this bipolar component increase the component's susceptibility to damage from electrostatic discharge (ESD). It is advised that normal static precautions be taken in handling and assembly of this component to prevent damage and/or degradation which may be induced by ESD.


over that of a conventional photo-transistor coupler by reducing the base-collector capacitance.

The HCPL-M452 is designed for high speed TTL/TTL applica-

tions. A standard 16 mA TTL sink current through the input LED will provide enough output current for 1 TTL load and a 5.6 k Ω pull-up resistor. CTR of the HCPL-M452 is 19% minimum at $I_F = 16$ mA.

The HCPL-M453 is an HCPL-M452 with increased common mode transient immunity of 15,000 V/ μ s minimum at $V_{CM} = 1500$ V guaranteed.


Outline Drawing (JEDEC MO-155)



Applications


- **Line Receivers -**
High common mode transient immunity (>1000 V/ μ s) and low input-output capacitance (0.6 pF).
- **High Speed Logic Ground Isolation - TTL/TTL, TTL/LTTL, TTL/CMOS, TTL/LSTTL.**
- **Replace Slow Phototransistor Optocouplers**
- **Replace Pulse Transformers -** Save board space and weight
- **Analog Signal Ground Isolation -**
Integrated photon detector provides improved linearity over phototransistor type.

Land Pattern Recommendation



DIMENSIONS IN MILLIMETERS AND (INCHES)

Schematic



Absolute Maximum Ratings

(No Derating Required up to 85°C)

Storage Temperature -55°C to +125°C

Operating Temperature -55°C to +100°C

Average Input Current - I_F 25 mA^[1]

Peak Input Current - I_F 50 mA^[2]

(50% duty cycle, 1 ms pulse width)

Peak Transient Input Current - I_F 1.0 A

($\leq 1 \mu\text{s}$ pulse width, 300 pps)

Reverse Input Voltage - V_R (Pin3-1) 5 V

Input Power Dissipation 45 mW^[3]

Average Output Current - I_O (Pin 5) 8 mA

Peak Output Current 16 mA


Output Voltage - V_O (Pin 5-4) -0.5 V to 20 V

Supply Voltage - V_{CC} (Pin 6-4) -0.5 V to 30 V


Output Power Dissipation 100 mW^[4]

Infrared and Vapor Phase Reflow Temperature see below

Solder Reflow Thermal Profile



Recommended Pb-Free IR Profile



NOTES:

THE TIME FROM 25 °C TO PEAK TEMPERATURE = 8 MINUTES MAX.

$T_{smax} = 200^\circ\text{C}$, $T_{smin} = 150^\circ\text{C}$

Insulation Related Specifications

Parameter	Symbol	Value	Units	Conditions
Min External Air Gap (Clearance)	L(IO1)	≥ 5	mm	Measured from input terminals to output terminals
Min. External Tracking Path (Creepage)	L(IO2)	≥ 5	mm	Measured from input terminals to output terminals
Min. Internal Plastic Gap (Clearance)		0.08	mm	Through insulation distance conductor to conductor
Tracking Resistance	CTI	175	V	DIN IEC 112/VDE 0303 Part 1
Isolation Group (per DIN VDE 0109)		IIIa		Material Group DIN VDE 0109

Electrical Specifications

Over recommended temperature ($T_A = 0^\circ\text{C}$ to 70°C) unless otherwise specified. (See note 11.)

Parameter	Symbol	Min.	Typ.*	Max.	Units	Test Conditions	Fig.	Note
Current Transfer Ratio	CTR	20	24	50	%	$T_A = 25^\circ\text{C}$ $V_O = 0.4\text{ V}$	7	1, 2, 4, 5
		15	25			$V_{CC} = 4.5\text{ V}$ $I_F = 16\text{ mA}$ $V_O = 0.5\text{ V}$		
Logic Low Output Voltage	V_{OL}		0.1	0.4	V	$T_A = 25^\circ\text{C}$ $I_O = 3.0\text{ mA}$		
				0.5		$I_O = 2.4\text{ mA}$		
Logic High Output Current	I_{OH}		0.003	0.5	μA	$T_A = 25^\circ\text{C}$ $V_O = V_{CC} = 5.5\text{ V}$	7	
			0.01	1		$T_A = 25^\circ\text{C}$ $V_O = V_{CC} = 15.0\text{ V}$		
				50		$I_F = 0\text{ mA}$		
Logic Low Supply Current	I_{CCL}		50	200		$I_F = 16\text{ mA}$, $V_O = \text{Open}$, $V_{CC} = 15\text{ V}$		11
Logic High Supply Current	I_{CCH}		0.02	1		$T_A = 25^\circ\text{C}$ $I_F = 0\text{ mA}$, $V_O = \text{Open}$, $V_{CC} = 15.0\text{ V}$		11
				2				
Input Forward Voltage	V_F		1.5	1.7	V	$T_A = 25^\circ\text{C}$ $I_F = 16\text{ mA}$		3
				1.8				
Input Reverse Breakdown Voltage	BV_R	5				$I_R = 10\text{ }\mu\text{A}$		
Temperature Coefficient of Forward Voltage	$\Delta V_F/\Delta T_A$		-1.6		$\text{mV}/^\circ\text{C}$	$I_F = 16\text{ mA}$		
Input Capacitance	C_{IN}		60		pF	$f = 1\text{ MHz}$, $V_F = 0$		
Input-Output Insulation	V_{ISO}	3750			V_{RMS}	$RH \leq 50\%$, $t = 1\text{ min.}$, $T_A = 25^\circ\text{C}$		6, 7
Resistance (Input-Output)	R_{I-O}		10^{12}		Ω	$V_{I-O} = 500\text{ V}_{DC}$		6
Capacitance (Input-Output)	C_{I-O}		0.6		pF	$f = 1\text{ MHz}$		6

*All typicals at $T_A = 25^\circ\text{C}$.

Switching Specifications

Over recommended temperature ($T_A = 0^\circ\text{C}$ to 70°C) $V_{CC} = 5\text{ V}$, $I_F = 16\text{ mA}$ unless otherwise specified.

Parameter	Symbol	Device	Min.	Typ.*	Max.	Units	Test Conditions	Fig.	Note
Propagation Delay Time to Logic Low at Output	t_{PHL}			0.2	0.8	μs	$T_A = 25^\circ\text{C}$	5, 6, 10	9
					1.0		$R_L = 1.9\text{ k}\Omega$		
Propagation Delay Time to Logic High at Output	t_{PLH}			0.6	0.8		$T_A = 25^\circ\text{C}$	5, 6, 10	9
					1.0		$R_L = 1.9\text{ k}\Omega$		
Common Mode Transient Immunity at Logic High Level Output	$ CM_H $	HCPL-M452		1		$\text{kV}/\mu\text{s}$	$V_{CM} = 10\text{ V}_{p-p}$	11	8, 9
		HCPL-M453	15	30			$V_{CM} = 1500\text{ V}_{p-p}$		
Common Mode Transient Immunity at Logic Low Level Output	$ CM_L $	HCPL-M452		1			$V_{CM} = 10\text{ V}_{p-p}$	11	8, 9
		HCPL-M453	15	30			$V_{CM} = 1500\text{ V}_{p-p}$		
Bandwidth	BW			3		MHz	$R_L = 100\ \Omega$, See Test Circuit	8, 9	10

All typicals at $T_A = 25^\circ\text{C}$.

Notes:

- Derate linearly above 85°C free-air temperature at a rate of $0.5\text{ mA}/^\circ\text{C}$.
- Derate linearly above 85°C free-air temperature at a rate of $1.0\text{ mA}/^\circ\text{C}$.
- Derate linearly above 85°C free-air temperature at a rate of $1.1\text{ mW}/^\circ\text{C}$.
- Derate linearly above 85°C free-air temperature at a rate of $2.3\text{ mW}/^\circ\text{C}$.
- CURRENT TRANSFER RATIO in percent is defined as the ratio of output collector current, I_O , to the forward LED input current, I_F , times 100.
- Device considered a two terminal device: pins 1 and 3 shorted together, and pins 4, 5 and 6 shorted together.
- In accordance with UL 1577, each optocoupler is proof tested by applying an insulation test voltage $\geq 4500\text{ V}_{RMS}$ for 1 second (leakage detection current limit, $I_{L0} \leq 5\ \mu\text{A}$).
- Common transient immunity in a Logic High level is the maximum tolerable (positive) dV_{CM}/dt on the rising edge of the common mode pulse, V_{CM} , to assure that the output will remain in a Logic High state (i.e., $V_O > 2.0\text{ V}$). Common mode transient immunity in a Logic Low level is the maximum tolerable (negative) dV_{CM}/dt on the falling edge of the common mode pulse signal, V_{CM} to assure that the output will remain in a Logic Low state (i.e., $V_O < 0.8\text{ V}$).
- The $1.9\text{ k}\Omega$ load represents 1 TTL unit load of 1.6 mA and the $5.6\text{ k}\Omega$ pull-up resistor.
- The frequency at which the ac output voltage is 3 dB below its mid-frequency value.
- Use of a $0.1\ \mu\text{F}$ bypass capacitor connected between pins 4 and 6 is recommended.




Figure 1. dc and Pulsed Transfer Characteristics.




Figure 2. Current Transfer Ratio vs. Input Current.




Figure 3. Input Current vs. Forward Voltage.




Figure 4. Current Transfer Ratio vs. Temperature.




Figure 5. Propagation Delay vs. Temperature.




Figure 6. Propagation Delay Time vs. Load Resistance.




Figure 7. Logic High Output Current vs. Temperature.




Figure 8. Small-Signal Current Transfer Ratio vs. Quiescent Input Current.





Figure 9. Frequency Response.




Figure 10. Switching Test Circuit.




Figure 11. Test Circuit for Transient Immunity and Typical Waveforms.

www.agilent.com/semiconductors

For product information and a complete list of distributors, please go to our web site.

For technical assistance call:

Americas/Canada: +1 (800) 235-0312 or
(916) 788-6763

Europe: +49 (0) 6441 92460

China: 10800 650 0017

Hong Kong: (+65) 6756 2394

India, Australia, New Zealand: (+65) 6755 1939

Japan: (+81 3) 3335-8152 (Domestic/International), or 0120-61-1280 (Domestic Only)

Korea: (+65) 6755 1989

Singapore, Malaysia, Vietnam, Thailand,
Philippines, Indonesia: (+65) 6755 2044

Taiwan: (+65) 6755 1843

Data subject to change.

Copyright © 2004 Agilent Technologies, Inc.

Obsoletes 5989-0792EN

December 28, 2004

5989-2117EN