

---

**8-bit AVR Microcontroller  
with 2K Bytes In-System Programmable Flash**

---

**DATASHEET SUMMARY**

---

**Features**

---

- High performance, low power 8-bit AVR® microcontroller
- Advanced RISC architecture
  - 112 powerful instructions – most single clock cycle execution
  - 16 x 8 general purpose working registers
  - Fully static operation
  - Up to 12 MIPS throughput at 12MHz
- Non-volatile program and data memories
  - 2K bytes of in-system programmable flash program memory
  - 128 bytes internal SRAM
  - Flash write/erase cycles: 10,000
  - Data retention: 20 years at 85°C / 100 years at 25°C
- Peripheral features
  - One 8-bit timer/counter with two PWM channels
  - One 16-bit timer/counter with two PWM channels
  - 10-bit analog to digital converter
    - 8 single-ended channels
  - Programmable watchdog timer with separate on-chip oscillator
  - On-chip analog comparator
  - Master/slave SPI serial interface
  - Slave TWI serial interface
- Special microcontroller features
  - In-system programmable
  - External and internal interrupt sources
  - Low power idle, ADC noise reduction, stand-by and power-down modes
  - Enhanced power-on reset circuit
  - Internal calibrated oscillator
- I/O and packages
  - 14-pin SOIC/TSSOP: 12 programmable I/O lines
  - 12-ball WLCSP: 10 programmable I/O lines
  - 15-ball UFBGA: 12 programmable I/O lines
  - 20-pad VQFN: 12 programmable I/O lines
- Operating voltage:
  - 1.8 – 5.5V
- Programming voltage:
  - 5V
- Speed grade
  - 0 – 4MHz @ 1.8 – 5.5V
  - 0 – 8MHz @ 2.7 – 5.5V
  - 0 – 12MHz @ 4.5 – 5.5V
- Industrial temperature range
- Low power consumption
  - Active mode:
    - 200 µA at 1MHz and 1.8V
  - Idle mode:
    - 25µA at 1MHz and 1.8V
  - Power-down mode:
    - < 0.1µA at 1.8V



## 1.3 UFBGA

Figure 1-3. UFBGA




Table 1-1. UFBGA Pin Configuration

	1	2	3	4
A		PA5	PA6	PB2
B	PA4	PA7	PB1	PB3
C	PA3	PA2	PA1	PB0
D	PA0	GND	GND	VCC

## 1.4 Wafer Level Chip Scale Package

Figure 1-4. WLCSP




Table 1-2. WLCSP Ball Configuration

	1	2	3	4	5	6
A	PA4		PA1		PA2	
B		PA6		GND		VDD
C	PA5		PA7		PB1	
D		PB2		PB3		PB0

## 1.5 Pin Description

### 1.5.1 VCC

Supply voltage.

### 1.5.2 GND

Ground.

### 1.5.3 $\overline{\text{RESET}}$

Reset input. A low level on this pin for longer than the minimum pulse length will generate a reset, even if the clock is not running and provided the reset pin has not been disabled. The minimum pulse length is given in [Table 20-4 on page 170](#). Shorter pulses are not guaranteed to generate a reset.

The reset pin can also be used as a (weak) I/O pin.

### 1.5.4 Port A (PA7:PA0)

Port A is a 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port A output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port A pins that are externally pulled low will source current if the pull-up resistors are activated. The Port A pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port A has alternate functions as analog inputs for the ADC, analog comparator and pin change interrupt as described in [“Alternate Port Functions” on page 47](#).

### 1.5.5 Port B (PB3:PB0)


Port B is a 4-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port B output buffers have symmetrical drive characteristics with both high sink and source capability except PB3 which has the  $\overline{\text{RESET}}$  capability. To use pin PB3 as an I/O pin, instead of  $\overline{\text{RESET}}$  pin, program ('0') RSTDISBL fuse. As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. The Port B pins are tri-stated when a reset condition becomes active, even if the clock is not running.

The port also serves the functions of various special features of the ATtiny20, as listed on [page 37](#).

## 2. Overview

ATtiny20 is a low-power CMOS 8-bit microcontroller based on the compact AVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the ATtiny20 achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed.

Figure 2-1. Block Diagram



The AVR core combines a rich instruction set with 16 general purpose working registers and system registers. All registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is compact and code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.

ATtiny20 provides the following features:

- 2K bytes of in-system programmable Flash
- 128 bytes of SRAM
- Twelve general purpose I/O lines
- 16 general purpose working registers
- An 8-bit Timer/Counter with two PWM channels
- A 16-bit Timer/Counter with two PWM channels
- Internal and external interrupts
- An eight-channel, 10-bit ADC
- A programmable Watchdog Timer with internal oscillator
- A slave two-wire interface
- A master/slave serial peripheral interface
- An internal calibrated oscillator
- Four software selectable power saving modes

The device includes the following modes for saving power:

- Idle mode: stops the CPU while allowing the timer/counter, ADC, analog comparator, SPI, TWI, and interrupt system to continue functioning
- ADC Noise Reduction mode: minimizes switching noise during ADC conversions by stopping the CPU and all I/O modules except the ADC
- Power-down mode: registers keep their contents and all chip functions are disabled until the next interrupt or hardware reset
- Standby mode: the oscillator is running while the rest of the device is sleeping, allowing very fast start-up combined with low power consumption.

The device is manufactured using Atmel's high density non-volatile memory technology. The on-chip, in-system programmable Flash allows program memory to be re-programmed in-system by a conventional, non-volatile memory programmer.

The ATtiny20 AVR is supported by a suite of program and system development tools, including macro assemblers and evaluation kits.

## 3. General Information

### 3.1 Resources

A comprehensive set of drivers, application notes, data sheets and descriptions on development tools are available for download at <http://www.atmel.com/avr>.

### 3.2 Code Examples

This documentation contains simple code examples that briefly show how to use various parts of the device. These code examples assume that the part specific header file is included before compilation. Be aware that not all C compiler vendors include bit definitions in the header files and interrupt handling in C is compiler dependent. Please confirm with the C compiler documentation for more details.

### 3.3 Capacitive Touch Sensing

Atmel QTouch Library provides a simple to use solution for touch sensitive interfaces on Atmel AVR microcontrollers. The QTouch Library includes support for QTouch<sup>®</sup> and QMatrix<sup>®</sup> acquisition methods.

Touch sensing is easily added to any application by linking the QTouch Library and using the Application Programming Interface (API) of the library to define the touch channels and sensors. The application then calls the API to retrieve channel information and determine the state of the touch sensor.

The QTouch Library is free and can be downloaded from the Atmel website. For more information and details of implementation, refer to the QTouch Library User Guide – also available from the Atmel website.

### 3.4 Data Retention

Reliability Qualification results show that the projected data retention failure rate is much less than 1 PPM over 20 years at 85°C or 100 years at 25°C.

### 3.5 Disclaimer

Typical values contained in this datasheet are based on simulations and characterization of other AVR microcontrollers manufactured on the same process technology.

## 4. Register Summary

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
0x3F	SREG	I	T	H	S	V	N	Z	C	Page 14
0x3E	SPH	Stack Pointer High Byte								Page 13
0x3D	SPL	Stack Pointer Low Byte								Page 13
0x3C	CCP	CPU Change Protection Byte								Page 13
0x3B	RSTFLR	–	–	–	–	WDRF	BORF	EXTRF	PORF	Page 35
0x3A	MCUCR	ICSC01	ICSC00	–	BODS	SM2	SM1	SM0	SE	Pages 26, 38
0x39	OSCCAL	Oscillator Calibration Byte								Page 22
0x38	Reserved	–	–	–	–	–	–	–	–	
0x37	CLKMSR	–	–	–	–	–	–	CLKMS1	CLKMS0	Page 20
0x36	CLKPSR	–	–	–	–	CLKPS3	CLKPS2	CLKPS1	CLKPS0	Page 21
0x35	PRR	–	–	–	PRTWI	PRSPI	PRTIM1	PRTIM0	PRADC	Page 27
0x34	QTCR	QTouch Control and Status Register								Page 7
0x33	NVMCMD	–	–	NVM Command						Page 166
0x32	NVMCSR	NVMSY	–	–	–	–	–	–	–	Page 166
0x31	WDTCR	WDIF	WDIE	WDP3	–	WDE	WDP2	WDP1	WDP0	Page 33
0x30	SPCR	SPIE	SPE	DORD	MSTR	CPOL	CPHA	SPR1	SPR0	Page 132
0x2F	SPSR	SPIF	WCOL	–	–	–	–	SSPS	SPI2X	Page 133
0x2E	SPDR	SPI Data Register								Page 134
0x2D	TWSCR	TWSHE	–	TWDIE	TWASIE	TWEN	TWSIE	TWPME	TWSME	Page 143
0x2C	TWSCR	–	–	–	–	–	TWAA	TWCMD[1:0]		Page 144
0x2B	TWSSRA	TWDIF	TWASIF	TWCH	TWRA	TWC	TWBE	TWDIR	TWAS	Page 145
0x2A	TWSA	TWI Slave Address Register								Page 146
0x29	TWSAM	TWI Slave Address Mask Register								Page 147
0x28	TWSD	TWI Slave Data Register								Page 146
0x27	GTCCR	TSM	–	–	–	–	–	–	PSR	Page 104
0x26	TIMSK	ICE1	–	OCIE1B	OCIE1A	TOIE1	OCIE0B	OCIE0A	TOIE0	Pages 74, 101
0x25	TIFR	ICF1	–	OCF1B	OCF1A	TOV1	OCF0B	OCF0A	TOV0	Pages 75, 102
0x24	TCCR1A	COM1A1	COM1A0	COM1B1	COM1B0	–	–	WGM11	WGM10	Page 96
0x23	TCCR1B	ICNC1	ICES1	–	WGM13	WGM12	CS12	CS11	CS10	Page 98
0x22	TCCR1C	FOC1A	FOC1B	–	–	–	–	–	–	Page 100
0x21	TCNT1H	Timer/Counter1 – Counter Register High Byte								Page 100
0x20	TCNT1L	Timer/Counter1 – Counter Register Low Byte								Page 100
0x1F	OCR1AH	Timer/Counter1 – Compare Register A High Byte								Page 100
0x1E	OCR1AL	Timer/Counter1 – Compare Register A Low Byte								Page 100
0x1D	OCR1BH	Timer/Counter1 – Compare Register B High Byte								Page 101
0x1C	OCR1BL	Timer/Counter1 – Compare Register B Low Byte								Page 101
0x1B	ICR1H	Timer/Counter1 – Input Capture Register High Byte								Page 101
0x1A	ICR1L	Timer/Counter1 – Input Capture Register Low Byte								Page 101
0x19	TCCR0A	COM0A1	COM0A0	COM0B1	COM0B0	–	–	WGM01	WGM00	Page 69
0x18	TCCR0B	FOC0A	FOC0B	–	–	WGM02	CS02	CS01	CS00	Page 72
0x17	TCNT0	Timer/Counter0 – Counter Register								Page 73
0x16	OCR0A	Timer/Counter0 – Compare Register A								Page 74
0x15	OCR0B	Timer/Counter0 – Compare Register B								Page 74
0x14	ACSR	ACD	ACBG	ACO	ACI	ACIE	ACIC	ACIS1	ACIS0	Page 106
0x13	ACSRB	HSEL	HLEV	ACLP	–	ACCE	ACME	ACIRS1	ACIRS0	Page 107
0x12	ADCSRA	ADEN	ADSC	ADATE	ADIF	ADIE	ADPS2	ADPS1	ADPS0	Page 122
0x11	ADCSRB	VDEN	VDPD	–	–	ADLAR	ADTS2	ADTS1	ADTS0	Page 123
0x10	ADMUX	–	REFS	REFEN	ADCOEN	MUX3	MUX2	MUX1	MUX0	Page 120
0x0F	ADCH	ADC Conversion Result – High Byte								Page 121
0x0E	ADCL	ADC Conversion Result – Low Byte								Page 121
0x0D	DIDR0	ADC7D	ADC6D	ADC5D	ADC4D	ADC3D	ADC2D	ADC1D	ADC0D	Page 124
0x0C	GIMSK	–	–	PCIE1	PCIE0	–	–	–	INT0	Page 39
0x0B	GIFR	–	–	PCIF1	PCIF0	–	–	–	INTF0	Page 40
0x0A	PCMSK1	–	–	–	–	PCINT11	PCINT10	PCINT9	PCINT8	Page 40
0x09	PCMSK0	PCINT7	PCINT6	PCINT5	PCINT4	PCINT3	PCINT2	PCINT1	PCINT0	Page 41
0x08	PORTCR	–	–	–	–	–	–	BBMB	BBMA	Page 56
0x07	PUEB	–	–	–	–	PUEB3	PUEB2	PUEB1	PUEB0	Page 57
0x06	PORTB	–	–	–	–	PORTB3	PORTB2	PORTB1	PORTB0	Page 57
0x05	DDRB	–	–	–	–	DDRB3	DDRB2	DDRB1	DDRB0	Page 57
0x04	PINB	–	–	–	–	PINB3	PINB2	PINB1	PINB0	Page 58
0x03	PUEA	PUEA7	PUEA6	PUEA5	PUEA4	PUEA3	PUEA2	PUEA1	PUEA0	Page 57
0x02	PORTA	PORTA7	PORTA6	PORTA5	PORTA4	PORTA3	PORTA2	PORTA1	PORTA0	Page 57
0x01	DDRA	DDRA7	DDRA6	DDRA5	DDRA4	DDRA3	DDRA2	DDRA1	DDRA0	Page 57
0x00	PINA	PINA7	PINA6	PINA5	PINA4	PINA3	PINA2	PINA1	PINA0	Page 57



- Note:
1. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written.
  2. I/O Registers within the address range 0x00 - 0x1F are directly bit-accessible using the SBI and CBI instructions. In these registers, the value of single bits can be checked by using the SBIS and SBIC instructions.
  3. Some of the Status Flags are cleared by writing a logical one to them. Note that, unlike most other AVR's, the CBI and SBI instructions will only operation the specified bit, and can therefore be used on registers containing such Status Flags. The CBI and SBI instructions work with registers 0x00 to 0x1F only.

## 5. Instruction Set Summary

Mnemonics	Operands	Description	Operation	Flags	#Clocks
<b>ARITHMETIC AND LOGIC INSTRUCTIONS</b>					
ADD	Rd, Rr	Add without Carry	$Rd \leftarrow Rd + Rr$	Z,C,N,V,S,H	1
ADC	Rd, Rr	Add with Carry	$Rd \leftarrow Rd + Rr + C$	Z,C,N,V,S,H	1
SUB	Rd, Rr	Subtract without Carry	$Rd \leftarrow Rd - Rr$	Z,C,N,V,S,H	1
SUBI	Rd, K	Subtract Immediate	$Rd \leftarrow Rd - K$	Z,C,N,V,S,H	1
SBC	Rd, Rr	Subtract with Carry	$Rd \leftarrow Rd - Rr - C$	Z,C,N,V,S,H	1
SBCI	Rd, K	Subtract Immediate with Carry	$Rd \leftarrow Rd - K - C$	Z,C,N,V,S,H	1
AND	Rd, Rr	Logical AND	$Rd \leftarrow Rd \bullet Rr$	Z,N,V,S	1
ANDI	Rd, K	Logical AND with Immediate	$Rd \leftarrow Rd \bullet K$	Z,N,V,S	1
OR	Rd, Rr	Logical OR	$Rd \leftarrow Rd \vee Rr$	Z,N,V,S	1
ORI	Rd, K	Logical OR with Immediate	$Rd \leftarrow Rd \vee K$	Z,N,V,S	1
EOR	Rd, Rr	Exclusive OR	$Rd \leftarrow Rd \oplus Rr$	Z,N,V,S	1
COM	Rd	One's Complement	$Rd \leftarrow \$FF - Rd$	Z,C,N,V,S	1
NEG	Rd	Two's Complement	$Rd \leftarrow \$00 - Rd$	Z,C,N,V,S,H	1
SBR	Rd,K	Set Bit(s) in Register	$Rd \leftarrow Rd \vee K$	Z,N,V,S	1
CBR	Rd,K	Clear Bit(s) in Register	$Rd \leftarrow Rd \bullet (\$FFh - K)$	Z,N,V,S	1
INC	Rd	Increment	$Rd \leftarrow Rd + 1$	Z,N,V,S	1
DEC	Rd	Decrement	$Rd \leftarrow Rd - 1$	Z,N,V,S	1
TST	Rd	Test for Zero or Minus	$Rd \leftarrow Rd \bullet Rd$	Z,N,V,S	1
CLR	Rd	Clear Register	$Rd \leftarrow Rd \oplus Rd$	Z,N,V,S	1
SER	Rd	Set Register	$Rd \leftarrow \$FF$	None	1
<b>BRANCH INSTRUCTIONS</b>					
RJMP	k	Relative Jump	$PC \leftarrow PC + k + 1$	None	2
IJMP		Indirect Jump to (Z)	$PC(15:0) \leftarrow Z, PC(21:16) \leftarrow 0$	None	2
RCALL	k	Relative Subroutine Call	$PC \leftarrow PC + k + 1$	None	3/4
ICALL		Indirect Call to (Z)	$PC(15:0) \leftarrow Z, PC(21:16) \leftarrow 0$	None	3/4
RET		Subroutine Return	$PC \leftarrow STACK$	None	4/5
RETI		Interrupt Return	$PC \leftarrow STACK$	I	4/5
CPSE	Rd,Rr	Compare, Skip if Equal	if (Rd = Rr) $PC \leftarrow PC + 2$ or 3	None	1/2/3
CP	Rd,Rr	Compare	$Rd - Rr$	Z, C,N,V,S,H	1
CPC	Rd,Rr	Compare with Carry	$Rd - Rr - C$	Z, C,N,V,S,H	1
CPI	Rd,K	Compare with Immediate	$Rd - K$	Z, C,N,V,S,H	1
SBRC	Rr, b	Skip if Bit in Register Cleared	if (Rr(b)=0) $PC \leftarrow PC + 2$ or 3	None	1/2/3
SBRs	Rr, b	Skip if Bit in Register is Set	if (Rr(b)=1) $PC \leftarrow PC + 2$ or 3	None	1/2/3
SBIC	A, b	Skip if Bit in I/O Register Cleared	if (I/O(A,b)=0) $PC \leftarrow PC + 2$ or 3	None	1/2/3
SBIS	A, b	Skip if Bit in I/O Register is Set	if (I/O(A,b)=1) $PC \leftarrow PC + 2$ or 3	None	1/2/3
BRBS	s, k	Branch if Status Flag Set	if (SREG(s) = 1) then $PC \leftarrow PC + k + 1$	None	1/2
BRBC	s, k	Branch if Status Flag Cleared	if (SREG(s) = 0) then $PC \leftarrow PC + k + 1$	None	1/2
BREQ	k	Branch if Equal	if (Z = 1) then $PC \leftarrow PC + k + 1$	None	1/2
BRNE	k	Branch if Not Equal	if (Z = 0) then $PC \leftarrow PC + k + 1$	None	1/2
BRCS	k	Branch if Carry Set	if (C = 1) then $PC \leftarrow PC + k + 1$	None	1/2
BRCC	k	Branch if Carry Cleared	if (C = 0) then $PC \leftarrow PC + k + 1$	None	1/2
BRSH	k	Branch if Same or Higher	if (C = 0) then $PC \leftarrow PC + k + 1$	None	1/2
BRLO	k	Branch if Lower	if (C = 1) then $PC \leftarrow PC + k + 1$	None	1/2
BRMI	k	Branch if Minus	if (N = 1) then $PC \leftarrow PC + k + 1$	None	1/2
BRPL	k	Branch if Plus	if (N = 0) then $PC \leftarrow PC + k + 1$	None	1/2
BRGE	k	Branch if Greater or Equal, Signed	if (N $\oplus$ V = 0) then $PC \leftarrow PC + k + 1$	None	1/2
BRLT	k	Branch if Less Than Zero, Signed	if (N $\oplus$ V = 1) then $PC \leftarrow PC + k + 1$	None	1/2
BRHS	k	Branch if Half Carry Flag Set	if (H = 1) then $PC \leftarrow PC + k + 1$	None	1/2
BRHC	k	Branch if Half Carry Flag Cleared	if (H = 0) then $PC \leftarrow PC + k + 1$	None	1/2
BRTS	k	Branch if T Flag Set	if (T = 1) then $PC \leftarrow PC + k + 1$	None	1/2
BRTC	k	Branch if T Flag Cleared	if (T = 0) then $PC \leftarrow PC + k + 1$	None	1/2
BRVS	k	Branch if Overflow Flag is Set	if (V = 1) then $PC \leftarrow PC + k + 1$	None	1/2
BRVC	k	Branch if Overflow Flag is Cleared	if (V = 0) then $PC \leftarrow PC + k + 1$	None	1/2
BRIE	k	Branch if Interrupt Enabled	if (I = 1) then $PC \leftarrow PC + k + 1$	None	1/2
BRID	k	Branch if Interrupt Disabled	if (I = 0) then $PC \leftarrow PC + k + 1$	None	1/2
<b>BIT AND BIT-TEST INSTRUCTIONS</b>					
LSL	Rd	Logical Shift Left	$Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0$	Z,C,N,V,H	1
LSR	Rd	Logical Shift Right	$Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0$	Z,C,N,V	1
ROL	Rd	Rotate Left Through Carry	$Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7)$	Z,C,N,V,H	1
ROR	Rd	Rotate Right Through Carry	$Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n+1), C \leftarrow Rd(0)$	Z,C,N,V	1
ASR	Rd	Arithmetic Shift Right	$Rd(n) \leftarrow Rd(n+1), n=0..6$	Z,C,N,V	1
SWAP	Rd	Swap Nibbles	$Rd(3..0) \leftarrow Rd(7..4), Rd(7..4) \leftarrow Rd(3..0)$	None	1
BSET	s	Flag Set	$SREG(s) \leftarrow 1$	SREG(s)	1
BCLR	s	Flag Clear	$SREG(s) \leftarrow 0$	SREG(s)	1

Mnemonics	Operands	Description	Operation	Flags	#Clocks
SBI	A, b	Set Bit in I/O Register	$I/O(A, b) \leftarrow 1$	None	1
CBI	A, b	Clear Bit in I/O Register	$I/O(A, b) \leftarrow 0$	None	1
BST	Rr, b	Bit Store from Register to T	$T \leftarrow Rr(b)$	T	1
BLD	Rd, b	Bit load from T to Register	$Rd(b) \leftarrow T$	None	1
SEC		Set Carry	$C \leftarrow 1$	C	1
CLC		Clear Carry	$C \leftarrow 0$	C	1
SEN		Set Negative Flag	$N \leftarrow 1$	N	1
CLN		Clear Negative Flag	$N \leftarrow 0$	N	1
SEZ		Set Zero Flag	$Z \leftarrow 1$	Z	1
CLZ		Clear Zero Flag	$Z \leftarrow 0$	Z	1
SEI		Global Interrupt Enable	$I \leftarrow 1$	I	1
CLI		Global Interrupt Disable	$I \leftarrow 0$	I	1
SES		Set Signed Test Flag	$S \leftarrow 1$	S	1
CLS		Clear Signed Test Flag	$S \leftarrow 0$	S	1
SEV		Set Two's Complement Overflow.	$V \leftarrow 1$	V	1
CLV		Clear Two's Complement Overflow	$V \leftarrow 0$	V	1
SET		Set T in SREG	$T \leftarrow 1$	T	1
CLT		Clear T in SREG	$T \leftarrow 0$	T	1
SEH		Set Half Carry Flag in SREG	$H \leftarrow 1$	H	1
CLH		Clear Half Carry Flag in SREG	$H \leftarrow 0$	H	1
<b>DATA TRANSFER INSTRUCTIONS</b>					
MOV	Rd, Rr	Copy Register	$Rd \leftarrow Rr$	None	1
LDI	Rd, K	Load Immediate	$Rd \leftarrow K$	None	1
LD	Rd, X	Load Indirect	$Rd \leftarrow (X)$	None	1/2
LD	Rd, X+	Load Indirect and Post-Increment	$Rd \leftarrow (X), X \leftarrow X + 1$	None	2
LD	Rd, -X	Load Indirect and Pre-Decrement	$X \leftarrow X - 1, Rd \leftarrow (X)$	None	2/3
LD	Rd, Y	Load Indirect	$Rd \leftarrow (Y)$	None	1/2
LD	Rd, Y+	Load Indirect and Post-Increment	$Rd \leftarrow (Y), Y \leftarrow Y + 1$	None	2
LD	Rd, -Y	Load Indirect and Pre-Decrement	$Y \leftarrow Y - 1, Rd \leftarrow (Y)$	None	2/3
LD	Rd, Z	Load Indirect	$Rd \leftarrow (Z)$	None	1/2
LD	Rd, Z+	Load Indirect and Post-Increment	$Rd \leftarrow (Z), Z \leftarrow Z + 1$	None	2
LD	Rd, -Z	Load Indirect and Pre-Decrement	$Z \leftarrow Z - 1, Rd \leftarrow (Z)$	None	2/3
LDS	Rd, k	Store Direct from SRAM	$Rd \leftarrow (k)$	None	1
ST	X, Rr	Store Indirect	$(X) \leftarrow Rr$	None	1
ST	X+, Rr	Store Indirect and Post-Increment	$(X) \leftarrow Rr, X \leftarrow X + 1$	None	1
ST	-X, Rr	Store Indirect and Pre-Decrement	$X \leftarrow X - 1, (X) \leftarrow Rr$	None	2
ST	Y, Rr	Store Indirect	$(Y) \leftarrow Rr$	None	1
ST	Y+, Rr	Store Indirect and Post-Increment	$(Y) \leftarrow Rr, Y \leftarrow Y + 1$	None	1
ST	-Y, Rr	Store Indirect and Pre-Decrement	$Y \leftarrow Y - 1, (Y) \leftarrow Rr$	None	2
ST	Z, Rr	Store Indirect	$(Z) \leftarrow Rr$	None	1
ST	Z+, Rr	Store Indirect and Post-Increment.	$(Z) \leftarrow Rr, Z \leftarrow Z + 1$	None	1
ST	-Z, Rr	Store Indirect and Pre-Decrement	$Z \leftarrow Z - 1, (Z) \leftarrow Rr$	None	2
STS	k, Rr	Store Direct to SRAM	$(k) \leftarrow Rr$	None	1
IN	Rd, A	In from I/O Location	$Rd \leftarrow I/O(A)$	None	1
OUT	A, Rr	Out to I/O Location	$I/O(A) \leftarrow Rr$	None	1
PUSH	Rr	Push Register on Stack	$STACK \leftarrow Rr$	None	2
POP	Rd	Pop Register from Stack	$Rd \leftarrow STACK$	None	2
<b>MCU CONTROL INSTRUCTIONS</b>					
BREAK		Break	(see specific descr. for Break)	None	1
NOP		No Operation		None	1
SLEEP		Sleep	(see specific descr. for Sleep)	None	1
WDR		Watchdog Reset	(see specific descr. for WDR)	None	1

## 6. Ordering Information

### 6.1 ATtiny20

Speed	Supply Voltage	Temperature Range	Package <sup>(2)</sup>	Ordering Code <sup>(1)</sup>
12 MHz	1.8 – 5.5V	Industrial (-40°C to +85°C) <sup>(4)</sup>	12U-1	ATtiny20-UUR
			14S1	ATtiny20-SSU
				ATtiny20-SSUR
			14X	ATtiny20-XU
				ATtiny20-XUR
			15CC1	ATtiny20-CCU
				ATtiny20-CCUR
			20M2	ATtiny20-MMH <sup>(3)</sup>
				ATtiny20-MMHR <sup>(3)</sup>

Notes: 1. Code indicators:

- H: NiPdAu lead finish
- U: matte tin
- R: tape & reel

2. All packages are Pb-free, halide-free and fully green and they comply with the European directive for Restriction of Hazardous Substances (RoHS).

3. Topside marking for ATtiny20:


- 1st Line: T20
- 2nd & 3rd Line: manufacturing data

4. These devices can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.

Package Type	
12U-1	12-ball 1.540 x 1.388mm Body, 0.433 mm thick, 0.40 mm Pitch (3x4 Staggered Array), WLCSP
14S1	14-lead, 0.150" Wide Body, Plastic Gull Wing Small Outline Package (SOIC)
14X	14-lead, 4.4 mm Body, Thin Shrink Small Outline Package (TSSOP)
15CC1	15-ball (4 x 4 Array), 0.65 mm Pitch, 3.0 x 3.0 x 0.6 mm, Ultra Thin Fine-Pitch Ball Grid Array Package (UFBGA)
20M2	20-pad, 3 x 3 x 0.85 mm Body, Very Thin Quad Flat No Lead Package (VQFN)

## 7. Packaging Information

### 7.1 12U-3



11/16/12

**Atmel**

Package Drawing Contact:  
packagedrawings@atmel.com

**TITLE**

12U-3, 12-ball 1.555 x 1.403mm Body, 0.538 mm thick, 0.40 mm Pitch (4x6 Staggered Array), WLCSP (354A0)

**GPC**

GGF


**DRAWING NO.**

12U-3


**REV.**

A


## 7.2 14S1



Top View



End View



Side View

COMMON DIMENSIONS  
(Unit of Measure = mm/inches)

SYMBOL	MIN	NOM	MAX	NOTE
A	1.35/0.0532	-	1.75/0.0688	
A1	0.1/0.0040	-	0.25/0.0098	
b	0.33/0.0130	-	0.5/0.0200	5
D	8.55/0.3367	-	8.74/0.34442	
E	3.8/0.1497	-	3.99/0.15743	
H	5.8/0.2284	-	6.19/0.2440	
L	0.41/0.0160	-	1.27/0.05004	
e	1.27/0.050 BSC			

- Notes:
1. This drawing is for general information only; refer to JEDEC Drawing MS-012, Variation AB for additional information.
  2. Dimension D does not include mold Flash, protrusions or gate burrs. Mold Flash, protrusion and gate burrs shall not exceed 0.15 mm (0.006") per side.
  3. Dimension E does not include inter-lead Flash or protrusion. Inter-lead flash and protrusions shall not exceed 0.25 mm (0.010") per side.
  4. L is the length of the terminal for soldering to a substrate.
  5. The lead width B, as measured 0.36 mm (0.014") or greater above the seating plane, shall not exceed a maximum value of 0.61 mm (0.024") per side.

2/5/02



Package Drawing Contact:  
packagedrawings@atmel.com

TITLE

14S1, 14-lead, 0.150" Wide Body, Plastic Gull  
Wing Small Outline Package (SOIC)

DRAWING NO.


14S1

REV.

A

### 7.3 14X

Dimensions in Millimeters and (Inches).  
 Controlling dimension: Millimeters.  
 JEDEC Standard MO-153 AB-1.



05/16/01



Package Drawing Contact:  
 packagedrawings@atmel.com

**TITLE**

14X (Formerly "14T") , 14-lead (4.4 mm Body) Thin Shrink  
 Small Outline Package (TSSOP)


**DRAWING NO. .**

14X

**REV. .**




B

## 7.4 15CC1





7.5 20M2



COMMON DIMENSIONS  
(Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
A	0.75	0.80	0.85	
A1	0.00	0.02	0.05	
b	0.17	0.22	0.27	
C	0.152			
D	2.90	3.00	3.10	
D2	1.40	1.55	1.70	
E2.90	3.00	3.10		
E2	1.40	1.55	1.70	
e	-	0.45	-	
L	0.35	0.40	0.45	
K0.20	-	-		
y	0.00	-	0.08	

10/24/08

Package Drawing Contact: <a href="mailto:packagedrawings@atmel.com">packagedrawings@atmel.com</a>	TITLE	GPC	DRAWING NO.	REV.
	20M2, 20-pad, 3 x 3 x 0.85 mm Body, Lead Pitch 0.45 mm, 1.55 x 1.55 mm Exposed Pad, Thermally Enhanced Plastic Very Thin Quad Flat No Lead Package (VQFN)	ZFC	20M2	B

## 8. Errata

The revision letters in this section refer to the revision of the corresponding ATtiny20 device.

### 8.1 Rev. A

**Issue:** Lock bits re-programming

**Resolution:** Attempt to re-program Lock bits to present, or lower protection level (tampering attempt), causes erroneously one, random line of Flash program memory to get erased. The Lock bits will not get changed, as they should not.

**Workaround:** Do not attempt to re-program Lock bits to present, or lower protection level.

**Issue:** MISO output driver is not disabled by Slave Select ( $\overline{SS}$ ) signal

**Resolution:** When SPI is configured as a slave and the MISO pin is configured as an output the pin output driver is constantly enabled, even when the  $\overline{SS}$  pin is high. If other slave devices are connected to the same MISO line this behaviour may cause drive contention.

**Workaround:** Monitor  $\overline{SS}$  pin by software and use the DDRB2 bit of DDRB to control the MISO pin driver.

## 9. Datasheet Revision History

Revision	Date	Comments
8235F	09/2014	Changed text in <a href="#">Section 7.1</a> from 12U-1 to 12U-3. Updated back page.
8235E	03/13	Updated WLCSP ball configuration on <a href="#">page 3</a> . Updated WLCSP package drawing, “12U-3” on <a href="#">page 13</a>
8235D	10/12	Updated Document template, and “ <a href="#">Pin Configurations</a> ” on <a href="#">page 2</a>
8235C	06/12	Updated “ <a href="#">Ordering Information</a> ” on <a href="#">page 12</a> . Added Wafer Level Chip Scale Package “12U-3” on <a href="#">page 13</a> .
8235B	04/11	Removed Preliminary status.  Updated Bit syntax throughout the datasheet, e.g. from CS02:0 to CS0[2:0], Idle Mode description on <a href="#">page 6</a> , “ <a href="#">Capacitive Touch Sensing</a> ” on <a href="#">page 7</a> (section updated and moved), “ <a href="#">Disclaimer</a> ” on <a href="#">page 7</a> , Sentence on low impedance sources in “ <a href="#">Analog Input Circuitry</a> ” on <a href="#">page 116</a> , Description on 16-bit registers on <a href="#">page 9</a> , Description on Stack Pointer on <a href="#">page 10</a> , List of active modules in “ <a href="#">Idle Mode</a> ” on <a href="#">page 23</a> , Description on reset pulse width in “ <a href="#">Watchdog Reset</a> ” on <a href="#">page 30</a> , Program code on <a href="#">page 37</a> , Bit description in <a href="#">Figure 11-3</a> on <a href="#">page 62</a> , Section “ <a href="#">Compare Output Mode and Waveform Generation</a> ” on <a href="#">page 63</a> , Signal descriptions in <a href="#">Figure 11-5</a> on <a href="#">page 64</a> , and <a href="#">Figure 11-7</a> on <a href="#">page 67</a> , Equations on <a href="#">page 65</a> , <a href="#">page 66</a> , and <a href="#">page 67</a> , Terminology in sections describing extreme values on <a href="#">page 66</a> , and <a href="#">page 67</a> , Description on creating frequency waveforms on <a href="#">page 67</a> , Signal routing in <a href="#">Figure 12-1</a> on <a href="#">page 76</a> , TOP definition in <a href="#">Table 12-1</a> on <a href="#">page 77</a> , Signal names in <a href="#">Figure 12-3</a> on <a href="#">page 79</a> , TWSHE bit description in “ <a href="#">TWSCRA – TWI Slave Control Register A</a> ” on <a href="#">page 143</a> , SPI slave assembly code example on <a href="#">page 129</a> , <a href="#">Table 21-1</a> on <a href="#">page 174</a> , Section “ <a href="#">Speed</a> ” on <a href="#">page 168</a> , Characteristics in <a href="#">Figure 21-3</a> on <a href="#">page 176</a> , and <a href="#">Figure 21-8</a> on <a href="#">page 179</a> .  Added Note on internal voltage reference in <a href="#">Table 15-4</a> on <a href="#">page 121</a> , PRADC in <a href="#">Table 21-2</a> on <a href="#">page 175</a> , MISO output driver errata for device rev. A in “ <a href="#">Errata</a> ” on <a href="#">page 18</a>
8235A	03/10	Initial revision

Atmel®, Atmel logo and combinations thereof, Enabling Unlimited Possibilities®, and others are registered trademarks or trademarks of Atmel Corporation in U.S. and other countries. Other terms and product names may be trademarks of others.

DISCLAIMER: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN THE ATMEL TERMS AND CONDITIONS OF SALES LOCATED ON THE ATMEL WEBSITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS AND PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and products descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

SAFETY-CRITICAL, MILITARY, AND AUTOMOTIVE APPLICATIONS DISCLAIMER: Atmel products are not designed for and will not be used in connection with any applications where the failure of such products would reasonably be expected to result in significant personal injury or death ("Safety-Critical Applications") without an Atmel officer's specific written consent. Safety-Critical Applications include, without limitation, life support devices and systems, equipment or systems for the operation of nuclear facilities and weapons systems. Atmel products are not designed nor intended for use in military or aerospace applications or environments unless specifically designated by Atmel as military-grade. Atmel products are not designed nor intended for use in automotive applications unless specifically designated by Atmel as automotive-grade.