

General Description

1.1 FEATURES

- Universal amplifier for optical sensor applications
- Programmable transimpedance
- Programmable upper frequency range
- Programmable threshold voltages
- Single supply voltage
- Low current consumption
- Standby mode

[illegible]

Figure 1: Block Diagram

Programmable Transimpedance Amplifier

2 Pinout

2.1 Package QFN16




Figure 2: CCG1401 - QFN16 (Top View)

2.2 Chip Size Package




Figure 3: CCG1401 Pad configuration (CSP/Bumped Die)

Programmable Transimpedance Amplifier

2.3 Pin Descriptions

Pin no. QFN16	Pin.no. CSP	Name	Type	Function
1	-	NC	-	Not connected
2	12	VSS	PWR	Signal/PWR Ground
3	11	VDD	PWR	Power Supply
4	10	TIN	IN	Input TIA
5	-	NC	-	Not connected
6	9	CEXT	IN	External Capacitor TIA
7	8	TOUT	OUT	Output TIA
8	-	NC	-	Not connected
9	7	SIN	IN	Input SUM Amplifier
10	6	VOUT	OUT	Analog Output
11	-	NC	-	Not connected
12	5	COMP	OUT	Comparator Output
13	4	CLK	IN	Serial Interface CLOCK
14	3	CSX	IN	Serial Interface ENABLE
15	2	DIO	IN/OUT	Serial Interface DATA IN/OUT
16	1	POR	OUT	Power-ON Reset Output

Table 1: CCG1401 Pin Descriptions

3 Absolute Maximum Ratings

Absolute maximum ratings are allowed for short periods of time only, otherwise product reliability degrades.

Parameter	Symbol	Conditions	Min.	Max.	Unit
Supply voltage	V_{DD}		-0.60	6	V
Total power dissipation	P_{TOT}	@ $\vartheta_{op}=125\text{ }^{\circ}\text{C}$		20	mW
Storage temperature range	$\vartheta_{storage}$		-55	150	$^{\circ}\text{C}$
Soldering Profile	$t_{soldering}$	$\vartheta_{sol\ max}=260\text{ }^{\circ}\text{C}$		12	s
ESD Protection	V_{ESD}	Human Body model JEDEC JESD22 Method A114B Class2	2		kV
Permanent current into ESD-protection diodes	I_{DC_ESD}	Only in case of forward biased ESD diodes. Input voltage above V_{DD} or below V_{SS}		4	mA
Reliability	MTBF	@ $\vartheta_{amb}=27\text{ }^{\circ}\text{C}$		100	FIT

Table 2: Absolute maximum ratings

Programmable Transimpedance Amplifier

4 Electrical Characteristics

Electrical characteristics are valid for typical operating conditions, the whole specified temperature and supply voltage range unless otherwise specified.

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Operating temperature range	$\square_{op}$	Ambient temperature	-40		125	$\square$ C
Junction temperature range	$\square_{j,op}$	Junction temperature	-40		130	$\square$ C
Input capacitance	C_{ID}	Maximum capacitance of connected photodiode			150	pF
Coupling capacitor between TOUT and SIN	C_{int}	Typical values are recommended. Change in value could lead to change in absolute transimpedance and bandwidth.		0.32		nF
External capacitor @ CEXT ¹ to Ground	C_{ext}	Smaller than minimum values can lead to peaking, should be avoided. Higher than typical values will change bandwidth and transimpedance value.	2	5		nF
Load resistance at COMP	R_{Load_COMP}		10			k Ω
Load capacitance at COMP	C_{Load_COMP}				200	pF
Load resistance at VOUT	R_{Load_VOUT}		4.7			k Ω
Load capacitance at VOUT	C_{Load_VOUT}				100	pF

Table 3: General Parameters

Note 1: The transimpedance amplifier has a bandpass characteristic dependent from the external capacitor C_{ext} and operating condition. The low bandpass cut-off frequency can be calculated as follows:

$$f_c = \frac{1}{2 * \pi * I_{DC,in}^{-(K*\ln(M)+0.06)} * 1800 * M^{Exp} * C_{ext}}$$

With:

- $I_{DC,in}$ Transimpedance amplifier input current (formula valid range 1 μ A to specified max value, see 4.3. Transimpedance Input Stage)
- K Input current exponent = 0.14
- M Transimpedance control variable
- Exp Control variable exponent = -1.2
- C_{ext} External capacitor

Programmable Transimpedance Amplifier

4.2 Power Supply

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Supply voltage	V_{DD}		3		5.5	V
Current consumption	I_{DD}	$V_{DD}=5.5V$, no external load currents		2.5	3	mA
Standby current	$I_{DDstandby}$	no external load currents, $CSX=CLK=High$			15	μA

Table 4: Power Supply

4.3 Transimpedance Input Stage / Bandwidth Limitation

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Transimpedance control	M	Adjustable in three steps: 1, 8, 64	1	8	64	
Transimpedance ratio tolerance	$\Delta M/M$	Deviation of ratio from step to step; $I_{DC_IN}=3\mu A$		3	11	%
Transimpedance	R_{T3}	$M=64$, $T=27^{\circ}C$, $f_{meas}=100kHz$		210		$k\Omega$
	R_{T2}	$M=8$, $T=27^{\circ}C$, $f_{meas}=100kHz$		26		$k\Omega$
	R_{T1}	$M=1$, $T=27^{\circ}C$, $f_{meas}=100kHz$		3.3		$k\Omega$
Tolerance of transimpedance	$\Delta R_T / R_T$	$M=1, 8, 64$; $T=27^{\circ}C$	-30		30	%
Temperature coefficient	TC_{RT}			700	900	ppm/K
Tolerance of transimpedance over I_{DC_IN}	$\Delta R_T / R_{T_IDC}$	$M=64$ $I_{DC_IN}=0.1\mu A...100\mu A$			5	%
Transimpedance V_{DD} drift	$\Delta R_T / R_{T_VDD}$	$M=1, 8, 64$ $3 \leq V_{DD} \leq 3.3V$ $3.3 \leq V_{DD} \leq 5.5V$			6 1	%
Input resistance	R_{I_TIA}	Load TOUT: $C=320pF$ and $R=10k\Omega$ in series to ground			1.7	$k\Omega$
DC input current @ T_{IN}	I_{DC_IN}	$M=64$			100	μA
		$M=8$			800	μA
		$M=1$			1500	μA
Input noise current	I_{NOISE}	200 kHz noise bandwidth, 6 dB SNR @ $I_{DC_IN}=1\mu A$			2.5	$pA/\sqrt{Hz}$

Table 5: Transimpedance Input Stage / Bandwidth Limitation

Programmable Transimpedance Amplifier

4.4 Programmable Amplifier / Analog Output

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Input resistance	R_{I_AMP}		7	10	13	$k\Omega$
Gain control resolution	GA			8		BIT
Gain control range	Gain	GA=0 minimum value		1/16		
		GA=15		1		
		GA=255 maximum value		16		
3dB cut-off frequency control	f_{AMP_3dB}	GA=255, GFA=0		100		kHz
		GA=255, GFA=1		250		kHz
		GA=255, GFA=2		500		kHz
		GA=255, GFA=3		1000		kHz
Output voltage	V_{OUT}	$R_{Load_VOUT}=4.7\ k\Omega$	0.2		4.8	V
DC output voltage	V_{OUT_DC}			2/3 V_{DD}		
Output slew rate	SR_{out}	3V step at pin SIN, $C_{Load_VOUT}=100pF$, $V_{DD}=3V$ GA=15, GFA=0	0.3			V/ μs
		3V step at pin SIN, $C_{Load_VOUT}=100pF$, $V_{DD}=3V$ GA=15, GFA=1	0.6			V/ μs
		3V step at pin SIN, $C_{Load_VOUT}=100pF$, $V_{DD}=3V$ GA=15, GFA=2	1.2			V/ μs
		3V step at pin SIN, $C_{Load_VOUT}=100pF$, $V_{DD}=3V$ GA=15, GFA=3	2.4			V/ μs

Table 6: Programmable Amplifier / Analog output

Programmable Transimpedance Amplifier

4.5 Comparator

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Input offset voltage	V _{offs}	3 σ			± 8	mV
Noise filter gate time	t _{NOISE_GATE}	Toggle input voltage over threshold, comparator output doesn't reach 0.7V	80			ns
Low limit threshold voltage	V _{SREF}	referenced to 2/3 V _{DD} , G _{SREF} =31	-186			mV
Upper limit threshold voltage		referenced to 2/3 V _{DD} , G _{SREF} =0			28	
Threshold voltage deviations	ΔV_{SREF}	G _{sref} =0...31			± 28	mV
Threshold voltage resolution	G _{SREF}	Linear steps		5		BIT
Threshold voltage step size	V _{SREF_step}			5.1		mV
Settling time V _{SREF}	t _{settling}	After asserting CSX signal (low->high; SPI communication cycle)			10	μ s

Table 7: Comparator

4.6 Overall System Data

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Total transimpedance (V _{out} / I _{foto})	R _{TT}	M=64, Gain=1/16 @ f _{meas} =100kHz	8.5			k Ω
		M=64, Gain=16 @ f _{meas} =100kHz			3500	
		M=8, Gain=1/16 @ f _{meas} =100kHz	1.0			
		M=8, Gain=16 @ f _{meas} =100kHz			430	
		M=1, Gain=1/16 @ f _{meas} =100kHz	0.14 5			
		M=1, Gain=16 @ f _{meas} =100kHz			54.5	
Temperature coefficient R _{TT}	TCR _{TT}				600	ppm/K
Total transimpedance V _{DD} drift	$\Delta R_{TT}/R_{TT}$	M=1, 8, 64 3 $\leq$ V _{DD} $\leq$ 3.3V 3.3 $\leq$ V _{DD} $\leq$ 5.5V			2 1	%
Settling time after overdrive input T _{IN}	t _{set}	100 times overdrive, $\Delta V_{OUT,DC} / V_{OUT,DC} = 1\%$ M=1, 8, 64, GA=15		30	55	μ s
Bandlimiting frequency	f _l	M=1, 8, 64	20		40	kHz
	f _u		170		270	kHz

Programmable Transimpedance Amplifier

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Low frequency suppression	a_{100}	@100Hz	-50	-70		dB
Dead time between input and output response	t_{dead}	$V_{DD}=5V$, $I_{DC_IN}=10\mu A$, $G_{SREF}=0$, $M=1$, Pulse current= $25\mu A$ Monitor pin VOUT t_{dead} consists mainly of t_{prop}		1.2	2.8	μs
Switching time from standby to operation	t_{sw_01}	$C_{ext} = 5nF$		150	200	μs
Switching time from operation to standby	t_{sw_10}	$C_{ext} = 5nF$			20	μs
Start-up time	t_{start}	After reaching $V_{DD}=3V$			2	ms

Table 8: Overall System Data

4.7 Power on Reset

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Power-on threshold	V_{POR_on}	POR signal goes high @ $V_{DD} = V_{POR_on}$	2.4	2.6	2.8	V
Power-off threshold	V_{POR_off}	POR signal goes low @ $V_{DD} = V_{POR_off}$	2.2	2.45	2.7	V
Hysteresis	V_{POR_hyst}		100	160	230	mV

Table 9: Power ON Reset

4.8 Logic Output Comp

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Low output voltage	V_{OL}	$I_{OUT}=4mA$, $V_{DD}=3\dots 5V$ No input signal			0.8	V
High output voltage	V_{OH_5V}	$I_{OUT}=-4mA$, $V_{DD}=5V$ Signal detected	4.2			V
	V_{OH_3V}	$I_{OUT}=-4mA$, $V_{DD}=3V$ Signal detected	2.2			V
Slew rate	SR_{comp}		25	50	90	V/ μs
Propagation time	t_{prop}			0.5	1.5	μs
Output leakage current	I_{O_LEAK}		-0.5		0.5	μA

Table 10: Logic Output COMP

Programmable Transimpedance Amplifier

4.9 Logic Input (DIO, CLK, CSX)

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Low input voltage	V_{IL_3V}	$V_{DD}=3.0V$			0.5	V
	V_{IL_5V}	$V_{DD}=5.0V$			0.8	
High input voltage	V_{IH_3V}	$V_{DD}=3.0V$	1.5			V
	V_{IH_5V}	$V_{DD}=5.0V$	2.2			
Input capacitance	C_{in_d}				40	pF
Frequency at CLK	f_{CLK}				4	MHz

Table 11: Logic Input (DIO, CLK, CSX)

5 Functional Description

5.1 SPI and Digital Control

A synchronous serial interface receives data from an external controller via DIO, CLK and CSX. This interface consists of a 10 bit shift register, 2 bit header and 8 bit data. Each positive slope at CLK shifts the value at DIO into the shift register. With a positive slope at CSX the 8 databits of the shift register are transferred to the address register or a parameter register depending on the value of the header. A data package with header "00" selects a parameter register. Following data packages with header "01" are intended for the previously selected register.

To read out the registers content, the header needs to be "10". DIO changes then its functionality from input to output and DIO pin has to be released. Data can be shifted out with the positive edge of CLK. Sampling of data should occur on the negative edge. Maximum frequency when reading is 50 kHz. The output data starts with the register content at address 0, followed by the one at address 1 and ends with the content of register 4. After transfer of the last bit, when CSX goes high, DIO changes its functionality back to input behavior. The DIO-behavior is visualized by the internal signal DOUT_EN in the timing diagram.

Standby modus of analog circuitry can be selected by register (see 0) and alternatively by setting CSX=High and CLK=High. The SPI is not affected by standby operation.

The comparator threshold can be controlled by register content and setting DIO=High for using the register SREF1 (see 5.4.4) or setting DIO=Low for using register SREF2 (see 5.4.5). Take into consideration that this mechanism does not work during an SPI-transfer.

Programmable Transimpedance Amplifier

5.2 SPI TIMING




Figure 4: Timing diagram

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
SPI Clock Frequency	f_{SPI}				4	MHz
SPI Clock Period	t_{SPI_CLK}		250			ns
SPI Start Clock after Select	t_{SPI_S}		125			ns
SPI End of Select after Clock	t_{SPI_E}		125			ns
SPI Idle between Access	t_{SPI_I}		250			ns

Table 12: SPI Timing

After Power-on all register defaults are in logical state “High”, except CIRC_DIS in CTRL-register (see 0).

5.3 SPI Protocol

10 bit shift register: 2 bit header, 8 bit data/address

Bit	9	8	7	6	5	4	3	2	1	0
Denotation	H1	H0	D7	D6	D5	D4	D3	D2	D1	D0
Message type 0 (SPI-Write address)	'0'	'0'	-	-	-	-	A3	A2	A1	A0
Message type 1 (SPI-Write data)	'0'	'1'	D7	D6	D5	D4	D3	D2	D1	D0
Message type 2 (SPI-Read data)	'1'	'0'	D7	D6	D5	D4	D3	D2	D1	D0

Programmable Transimpedance Amplifier

5.4 REGISTER DESCRIPTION

5.4.1 Register Definitions

0x1	GAIN
0x2	SREF1
0x3	SREF2
0x4	CTRL

Table 13: Register Definitions

5.4.2 TIA – Transimpedance Register

Bit	7 : 2	1 : 0
Name	-	TI
Reset	0xFF	

address: 0x0

Table 14: TIA

Address: 0x0

TI *Transimpedance range selector*

0d: M=1

1d: M=8

2d: M=64

3d: default state, returns to M=64

5.4.3 GAIN – Programmable Gain Register

Bit	7 : 0
Name	GA
Reset	0xFF

Table 15: GAIN

Address: 0x1

GA *Programmable amplifier gain adjustment*

Gain = (GA+1)/16

0d: Gain = 1/16

15d: Gain = 1

255d: Gain = 16 (default)

Programmable Transimpedance Amplifier

5.4.4 SREF1 – Programmable threshold voltage Register #1

Bit	7 : 5	4 : 0
Name	-	SREF1
Reset	0xFF	

Table 16: SREF1

Address: 0x2

SREF1 Comparator threshold voltage 1

Defines the comparator threshold voltage referenced to 2/3 VDD

$V_{sref} \approx SREF1 * -5.1mV$

DIO = high

5.4.5 SREF2 – Programmable threshold voltage Register #2

Bit	7 : 5	4 : 0
Name	-	SREF2
Reset	0xFF	

Table 17: SREF2

Address: 0x3

SREF2 Comparator threshold voltage 2

Defines the comparator threshold voltage referenced to 2/3 VDD

$V_{sref} \approx SREF2 * -5.1mV$

DIO = low

5.4.6 CTRL – General Control Register

Bit	7	6	5 : 2	1 : 0
Name	COMP_DIS	CIRC_DIS	-	GFA
Reset	0xBF (0b10111111)			

Table 18: CTRL

Address: 0x4

GFA *Programmable summing amplifier 3dB frequency control adjustment*

0d -> GFA=0

1d -> GFA=1

2d -> GFA=2

3d -> GFA=3

Programmable Transimpedance Amplifier

CIRC_DIS *Circuit disable (standby mode)*

0d -> circuit is enabled (This is the default value! Keep in mind that this is the only bit that is initialized with '0')
1d -> circuit is disabled

COMP_DIS *Comparator output disable*

0d -> comparator output is enabled
1d -> comparator output is disabled

6 Application Notes

6.1 Application with Photodiode Sensor





Figure 4: Optical Application

Programmable Transimpedance Amplifier

7 Package Outline

7.1 QFN16 Package



Symbol	A	A1	A3	b	D	E	e	L	K	D2	E2
Min	0.70	0.00	0.20 REF.	0.25	4.00 BSC	4.00 BSC	0.65 BSC.	0.35	0.20	2.00	2.00
Nom.	0.75	0.02		0.30				0.40	-	2.10	2.10
Max	0.80	0.05		0.35				0.45	-	2.20	2.20

UNIT : mm

NOTES :

1. JEDEC OUTLINE : N/A.
2. DIMENSION b APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.15mm AND 0.30mm FROM THE TERMINAL TIP. IF THE TERMINAL HAS THE OPTIONAL RADIUS ON THE OTHER END OF THE TERMINAL, THE DIMENSION b SHOULD NOT BE MEASURED IN THAT RADIUS AREA.
3. THE MINIMUM "K" VALUE OF 0.20mm APPLIES.
4. BILATERAL COPLANARITY ZONE APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS.

Figure 5: QFN16 Package

Programmable Transimpedance Amplifier

7.2 CSP 12 Package




Figure 7: CSP12 Package

Programmable Transimpedance Amplifier

8 Tape and Reel Information

8.1 Tape QFN16 Package




Figure 8: QFN16 Tape Dimensions

8.2 Tape CSP Package





Figure 9: CSP Tape Dimensions

Programmable Transimpedance Amplifier

8.3 Reel Information QFN16




Note: Drive spokes optional; if used, dimensions B and D shall apply.

Symbol	A	B	C	D	W ₁ QFN16
Min	-	1.5	12.8	20.2	13.25
Typ	-	-	13.0	-	-
Max	330	-	13.5	-	13.75

Figure 10 : Reel Dimensions QFN16

Programmable Transimpedance Amplifier

8.4 Reel Information CSP



Tape Width	A Diameter	C	D (min)	N Hub	W1	W2 (max)
8	178	13.5	20.2	60	9	11.5
	+/- 1.0	+/-0.5		+0.1 -0.0	+/- 0.5	

Figure 11: Reel Dimensions CSP

9 Ordering Information

Table 19: Ordering Information

Part	Order No.	Package	Delivery	Quantity
CCG1401	CCG1401_QFN16	QFN16	Tape & Reel	5.000 per reel
CCG1401	CCG1401_CSP	CSP	Tape & Reel	3.000 per reel

Programmable Transimpedance Amplifier

10 Revision History

Revision	Date	Description
2.4	31-Oct-2019	Updated template
2.3	07-Feb-2018	Added CSP outline and tape, reel drawing CSP
2.2	03-Apr-2017	Updated document number
2.1	13-Oct-2016	Correct Pinning in 2.1 – 2.3 and QFN pitch 0,65 Introduction of Start-up time (4.6) Fix condition for switch time operation – standby (4.6) Changed description of (TI) transimpedance gain default value (5.4.3) Fixed description for summing amplifier gain (GFA) = 3 (5.4.6)

11 Disclaimer

Information in this document is believed to be accurate and reliable. However, Dialog Semiconductor does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information. Dialog Semiconductor furthermore takes no responsibility whatsoever for the content in this document if provided by any information source outside of Dialog Semiconductor.

Dialog Semiconductor reserves the right to change without notice the information published in this document, including without limitation the specification and the design of the related semiconductor products, software and applications.

Applications, software, and semiconductor products described in this document are for illustrative purposes only. Dialog Semiconductor makes no representation or warranty that such applications, software and semiconductor products will be suitable for the specified use without further testing or modification. Unless otherwise agreed in writing, such testing or modification is the sole responsibility of the customer and Dialog Semiconductor excludes all liability in this respect.

Customer notes that nothing in this document may be construed as a license for customer to use the Dialog Semiconductor products, software and applications referred to in this document. Such license must be separately sought by customer with Dialog Semiconductor.

All use of Dialog Semiconductor products, software and applications referred to in this document are subject to Dialog Semiconductor's Standard Terms and Conditions of Sale, available on the company website (www.dialog-semiconductor.com) unless otherwise stated.

Dialog and the Dialog logo are trademarks of Dialog Semiconductor plc or its subsidiaries. All other product or service names are the property of their respective owners.

© 2019 Dialog Semiconductor. All rights reserved.

Programmable Transimpedance Amplifier

Contents

1 General Description	1
1.1 Features	1
1.2 Schematic.....	1
2 Pinout	2
2.1 Package QFN16	2
2.2 Chip Size Package	2
2.3 Pin Descriptions.....	3
3 Absolute Maximum Ratings	3
4 Electrical Characteristics	4
4.2 Power Supply	5
4.3 Transimpedance Input Stage / Bandwidth Limitation	5
4.4 Programmable Amplifier / Analog Output.....	6
4.5 Comparator.....	7
4.6 Overall System Data.....	7
4.7 Power on Reset	8
4.8 Logic Output Comp.....	8
4.9 Logic Input (DIO, CLK, CSX).....	9
5 Functional Description.....	9
5.1 SPI and Digital Control	9
5.2 SPI Timing	10
5.4 Register Description	11
5.4.3 GAIN – Programmable Gain Register	11
5.4.4 SREF1 – Programmable threshold voltage Register #1	12
5.4.5 SREF2 – Programmable threshold voltage Register #2	12
5.4.6 CTRL – General Control Register.....	12
6 Application Notes	13
6.1 Application with Photodiode Sensor	13
7 Package Outline.....	14
7.1 QFN16 Package	14
7.2 CSP 12 Package	15
8 Tape and Reel Information.....	16
8.1 Tape QFN16 Package.....	16
8.2 Tape CSP Package	16
8.3 Reel Information QFN16.....	17
8.4 Reel Information CSP	18
9 Ordering Information	18
10 Revision History	19
11 Disclaimer	19
Contents	20