



4-Mbit (128K x 32) Pipelined Sync SRAM

Features

- Registered inputs and outputs for pipelined operation
- 128K x 32 common I/O architecture
- 3.3V core power supply
- 2.5V / 3.3V I/O operation
- Fast clock-to-output times
 - 2.6 ns (for 250-MHz device)
 - 2.6 ns (for 225-MHz device)
 - 2.8 ns (for 200-MHz device)
 - 3.5 ns (for 166-MHz device)
 - 4.0 ns (for 133-MHz device)
 - 4.5 ns (for 100-MHz device)
- Provide high-performance 3-1-1 access rate
- User-selectable burst counter supporting Intel® Pentium® interleaved or linear burst sequences
- Separate processor and controller address strobes
- Synchronous self-timed writes
- Asynchronous output enable
- Offered in JEDEC-standard 100-pin TQFP and 119-ball BGA packages
- “ZZ” Sleep Mode Option

Functional Description^[1]


The CY7C1339F SRAM integrates 131,072 x 32 SRAM cells with advanced synchronous peripheral circuitry and a two-bit counter for internal burst operation. All synchronous inputs are gated by registers controlled by a positive-edge-triggered Clock Input (CLK). The synchronous inputs include all addresses, all data inputs, address-pipelining Chip Enable (\overline{CE}_1), depth-expansion Chip Enables (\overline{CE}_2 and \overline{CE}_3), Burst Control inputs (\overline{ADSC} , \overline{ADSP} , and \overline{ADV}), Write Enables ($\overline{BW}_{[A,D]}$ and \overline{BWE}), and Global Write (\overline{GW}). Asynchronous inputs include the Output Enable (\overline{OE}) and the ZZ pin.

Addresses and chip enables are registered at rising edge of clock when either Address Strobe Processor (\overline{ADSP}) or Address Strobe Controller (\overline{ADSC}) are active. Subsequent burst addresses can be internally generated as controlled by the Advance pin (\overline{ADV}).

Address, data inputs, and write controls are registered on-chip to initiate a self-timed Write cycle. This part supports Byte Write operations (see Pin Descriptions and Truth Table for further details). Write cycles can be one to four bytes wide as controlled by the byte write control inputs. \overline{GW} when active LOW causes all bytes to be written.

The CY7C1339F operates from a +3.3V core power supply while all outputs may operate with either a +2.5 or +3.3V supply. All inputs and outputs are JEDEC-standard JESD8-5-compatible.

Logic Block Diagram




Note:

1. For best-practices recommendations, please refer to the Cypress application note *System Design Guidelines* on www.cypress.com.

Selection Guide

	250 MHz	225 MHz	200 MHz	166 MHz	133 MHz	100 MHz	Unit
Maximum Access Time	2.6	2.6	2.8	3.5	4.0	4.5	ns
Maximum Operating Current	325	290	265	240	225	205	mA
Maximum CMOS Standby Current	40	40	40	40	40	40	mA

Shaded areas contain advanced information. Please contact your local Cypress sales representative for availability of these parts.

Pin Configurations


Pin Configurations (continued)

**119-ball BGA
CY7C1339F (128K × 32)**

	1	2	3	4	5	6	7
A	V _{DDQ}	A	A	$\overline{\text{ADSP}}$	A	A	V _{DDQ}
B	NC	CE ₂	A	$\overline{\text{ADSC}}$	A	NC	NC
C	NC	A	A	V _{DD}	A	A	NC
D	DQ _C	NC	V _{SS}	NC	V _{SS}	NC	DQ _B
E	DQ _C	DQ _C	V _{SS}	$\overline{\text{CE}}_1$	V _{SS}	DQ _B	DQ _B
F	V _{DDQ}	DQ _C	V _{SS}	$\overline{\text{OE}}$	V _{SS}	DQ _B	V _{DDQ}
G	DQ _C	DQ _C	$\overline{\text{BW}}_C$	$\overline{\text{ADV}}$	$\overline{\text{BW}}_B$	DQ _B	DQ _B
H	DQ _C	DQ _C	V _{SS}	$\overline{\text{GW}}$	V _{SS}	DQ _B	DQ _B
J	V _{DDQ}	V _{DD}	NC	V _{DD}	NC	V _{DD}	V _{DDQ}
K	DQ _D	DQ _D	V _{SS}	CLK	V _{SS}	DQ _A	DQ _A
L	DQ _D	DQ _D	$\overline{\text{BW}}_D$	NC	$\overline{\text{BW}}_A$	DQ _A	DQ _A
M	V _{DDQ}	DQ _D	V _{SS}	$\overline{\text{BWE}}$	V _{SS}	DQ _A	V _{DDQ}
N	DQ _D	DQ _D	V _{SS}	A1	V _{SS}	DQ _A	DQ _A
P	DQ _D	NC	V _{SS}	A0	V _{SS}	NC	DQ _A
R	NC	A	MODE	V _{DD}	NC	A	NC
T	NC	NC	A	A	A	NC	ZZ
U	V _{DDQ}	NC	NC	NC	NC	NC	V _{DDQ}

Pin Definitions

Name	BGA	TQFP	I/O	Description
A ₀ , A ₁ , A	P4,N4, A2,C2,R2, A3,B3,C3, T3,T4,A5, B5,C5,T5, A6,C6,R6	37,36, 32,33,34, 35,44,45, 46,47,48, 49,50,81, 82,99, 100	Input- Synchronous	Address Inputs used to select one of the 128K address locations. Sampled at the rising edge of the CLK if $\overline{\text{ADSP}}$ or $\overline{\text{ADSC}}$ is active LOW, and CE ₁ , CE ₂ , and CE ₃ are sampled active. A1, A0 are fed to the two-bit counter.
$\overline{\text{BW}}_A$, $\overline{\text{BW}}_B$ $\overline{\text{BW}}_C$, $\overline{\text{BW}}_D$	L5,G5,G3, L3	93,94,95, 96	Input- Synchronous	Byte Write Select Inputs, active LOW. Qualified with $\overline{\text{BWE}}$ to conduct byte writes to the SRAM. Sampled on the rising edge of CLK.
$\overline{\text{GW}}$	H4	88	Input- Synchronous	Global Write Enable Input, active LOW. When asserted LOW on the rising edge of CLK, a global write is conducted (ALL bytes are written, regardless of the values on $\overline{\text{BW}}_{[A:D]}$ and $\overline{\text{BWE}}$).
$\overline{\text{BWE}}$	M4	87	Input- Synchronous	Byte Write Enable Input, active LOW. Sampled on the rising edge of CLK. This signal must be asserted LOW to conduct a byte write.
CLK	K4	89	Input- Clock	Clock Input. Used to capture all synchronous inputs to the device. Also used to increment the burst counter when $\overline{\text{ADV}}$ is asserted LOW, during a burst operation.
$\overline{\text{CE}}_1$	E4	98	Input- Synchronous	Chip Enable 1 Input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with CE ₂ and CE ₃ to select/deselect the device. $\overline{\text{ADSP}}$ is ignored if CE ₁ is HIGH.
CE ₂	B2	97	Input- Synchronous	Chip Enable 2 Input, active HIGH. Sampled on the rising edge of CLK. Used in conjunction with CE ₁ and CE ₃ to select/deselect the device.

Pin Definitions (continued)

Name	BGA	TQFP	I/O	Description
\overline{CE}_3	-	92	Input-Synchronous	Chip Enable 3 Input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with \overline{CE}_1 and \overline{CE}_2 to select/deselect the device. Not connected for BGA. Where referenced, \overline{CE}_3 is assumed active throughout this document for BGA.
\overline{OE}	F4	86	Input-Asynchronous	Output Enable, asynchronous input, active LOW. Controls the direction of the I/O pins. When LOW, the I/O pins behave as outputs. When deasserted HIGH, I/O pins are three-stated, and act as input data pins. OE is masked during the first clock of a read cycle when emerging from a deselected state.
\overline{ADV}	G4	83	Input-Synchronous	Advance Input signal, sampled on the rising edge of CLK, active LOW. When asserted, it automatically increments the address in a burst cycle.
\overline{ADSP}	A4	84	Input-Synchronous	Address Strobe from Processor, sampled on the rising edge of CLK, active LOW. When asserted LOW, addresses presented to the device are captured in the <u>address registers</u> . A1, A0 are also loaded into the burst counter. When \overline{ADSP} and \overline{ADSC} are both asserted, only \overline{ADSP} is recognized. \overline{ADSP} is ignored when \overline{CE}_1 is deasserted HIGH.
\overline{ADSC}	B4	85	Input-Synchronous	Address Strobe from Controller, sampled on the rising edge of CLK, active LOW. When asserted LOW, addresses presented to the device are captured in the <u>address registers</u> . A1, A0 are also loaded into the burst counter. When \overline{ADSP} and \overline{ADSC} are both asserted, only \overline{ADSP} is recognized.
ZZ	T7	64	Input-Asynchronous	ZZ “sleep” Input, active HIGH. When asserted HIGH places the device in a non-time-critical “sleep” condition with data integrity preserved. For normal operation, this pin has to be LOW or left floating. ZZ pin has an internal pull-down.
DQs	K6,L6,M6, N6,K7,L7, N7,P7,E6, F6,G6,H6, D7,E7,G7, H7,D1,E1, G1,H1,E2, F2,G2,H2, K1,L1,N1, P1,K2,L2, M2,N2	52,53,56, 57,58,59, 62,63,68, 69,72,73, 74,75,78, 79,2,3,6, 7,8,9,12, 13,18,19, 22,23,24, 25,28,29	I/O-Synchronous	Bidirectional Data I/O lines. As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by the addresses presented during the previous clock rise of the read cycle. The direction of the pins is controlled by \overline{OE} . When \overline{OE} is asserted LOW, the pins behave as outputs. When HIGH, DQs are placed in a three-state condition.
V_{DD}	J2,J4,R4	15,41,65, 91	Power Supply	Power supply inputs to the core of the device.
V_{SS}	D3,E3,F3, K3,M3,N3, P3,D5,E5, F5,H5,K5, M5,N5,P5	17,40,67, 90	Ground	Ground for the core of the device.
V_{DDQ}	A1,F1,J1, M1,U1,A7, F7,J7,M7, U7	4,11,20, 27,54,61, 70,77	I/O Power Supply	Power supply for the I/O circuitry.
V_{SSQ}	-	5,10,21, 26,55,60, 71,76	I/O Ground	Ground for the I/O circuitry.
MODE	R3	31	Input-Static	Selects Burst Order. When tied to GND selects linear burst sequence. When tied to V_{DD} or left floating selects interleaved burst sequence. This is a strap pin and should remain static during device operation. Mode Pin has an internal pull-up.

Pin Definitions (continued)

Name	BGA	TQFP	I/O	Description
NC	B1,C1,R1, T1,D2,P2, T2,U2,J3, U3,D4,L4, U4,J5,U5, B6,D6,P6, T6,U6,B7, C7,R5,R7	1,14,16, 30,38,39, 42,43,51, 66,80		No Connects. Not internally connected to the die

Functional Overview

All synchronous inputs pass through input registers controlled by the rising edge of the clock. All data outputs pass through output registers controlled by the rising edge of the clock. Maximum access delay from the clock rise (t_{CO}) is 3.5 ns (166-MHz device).

The CY7C1339F supports secondary cache in systems utilizing either a linear or interleaved burst sequence. The interleaved burst order supports Pentium and i486™ processors. The linear burst sequence is suited for processors that utilize a linear burst sequence. The burst order is user selectable, and is determined by sampling the MODE input. Accesses can be initiated with either the Processor Address Strobe (ADSP) or the Controller Address Strobe (ADSC). Address advancement through the burst sequence is controlled by the ADV input. A two-bit on-chip wraparound burst counter captures the first address in a burst sequence and automatically increments the address for the rest of the burst access.

Byte Write operations are qualified with the Byte Write Enable (BWE) and Byte Write Select ($BW_{[A:D]}$) inputs. A Global Write Enable (GW) overrides all Byte Write inputs and writes data to all four bytes. All writes are simplified with on-chip synchronous self-timed Write circuitry.

Three synchronous Chip Selects (\overline{CE}_1 , CE_2 , \overline{CE}_3) and an asynchronous Output Enable (OE) provide for easy bank selection and output three-state control. ADSP is ignored if \overline{CE}_1 is HIGH.

Single Read Accesses

This access is initiated when the following conditions are satisfied at clock rise: (1) \overline{ADSP} or \overline{ADSC} is asserted LOW, (2) \overline{CE}_1 , CE_2 , \overline{CE}_3 are all asserted active, and (3) the Write signals (GW, BWE) are all deserted HIGH. \overline{ADSP} is ignored if \overline{CE}_1 is HIGH. The address presented to the address inputs (A) is stored into the address advancement logic and the Address Register while being presented to the memory array. The corresponding data is allowed to propagate to the input of the Output Registers. At the rising edge of the next clock the data is allowed to propagate through the output register and onto the data bus within 3.5 ns (166-MHz device) if OE is active LOW. The only exception occurs when the SRAM is emerging from a deselected state to a selected state, its outputs are always three-stated during the first cycle of the access. After the first cycle of the access, the outputs are controlled by the OE signal. Consecutive single Read cycles are supported. Once the SRAM is deselected at clock rise by the chip select and either ADSP or ADSC signals, its output will three-state immediately.

Single Write Accesses Initiated by \overline{ADSP}

This access is initiated when both of the following conditions are satisfied at clock rise: (1) ADSP is asserted LOW, and (2) \overline{CE}_1 , CE_2 , \overline{CE}_3 are all asserted active. The address presented to A is loaded into the address register and the address advancement logic while being delivered to the memory array. The Write signals (GW, BWE, and $BW_{[A:D]}$) and ADV inputs are ignored during this first cycle.

\overline{ADSP} -triggered Write accesses require two clock cycles to complete. If GW is asserted LOW on the second clock rise, the data presented to the DQs inputs is written into the corresponding address location in the memory array. If GW is HIGH, then the Write operation is controlled by BWE and $BW_{[A:D]}$ signals. The CY7C1339F provides Byte Write capability that is described in the Write Cycle Descriptions table. Asserting the Byte Write Enable input (BWE) with the selected Byte Write ($BW_{[A:D]}$) input, will selectively write to only the desired bytes. Bytes not selected during a Byte Write operation will remain unaltered. A synchronous self-timed Write mechanism has been provided to simplify the Write operations.

Because the CY7C1339F is a common I/O device, the Output Enable (OE) must be deserted HIGH before presenting data to the DQs inputs. Doing so will three-state the output drivers. As a safety precaution, DQs are automatically three-stated whenever a Write cycle is detected, regardless of the state of OE.

Single Write Accesses Initiated by ADSC

ADSC Write accesses are initiated when the following conditions are satisfied: (1) ADSC is asserted LOW, (2) ADSP is deserted HIGH, (3) CE_1 , CE_2 , CE_3 are all asserted active, and (4) the appropriate combination of the Write inputs (GW, BWE, and $BW_{[A:D]}$) are asserted active to conduct a Write to the desired byte(s). ADSC-triggered Write accesses require a single clock cycle to complete. The address presented to A is loaded into the address register and the address advancement logic while being delivered to the memory array. The ADV input is ignored during this cycle. If a global Write is conducted, the data presented to the DQs is written into the corresponding address location in the memory core. If a Byte Write is conducted, only the selected bytes are written. Bytes not selected during a Byte Write operation will remain unaltered. A synchronous self-timed Write mechanism has been provided to simplify the Write operations.

Because the CY7C1339F is a common I/O device, the Output Enable (OE) must be deserted HIGH before presenting data to the DQs inputs. Doing so will three-state the output drivers. As a safety precaution, DQs are automatically three-stated whenever a Write cycle is detected, regardless of the state of OE.

Burst Sequences

The CY7C1339F provides a two-bit wraparound counter, fed by A1, A0, that implements either an interleaved or linear burst sequence. The interleaved burst sequence is designed specifically to support Intel Pentium applications. The linear burst sequence is designed to support processors that follow a linear burst sequence. The burst sequence is user selectable through the MODE input.

Asserting ADV LOW at clock rise will automatically increment the burst counter to the next address in the burst sequence. Both Read and Write burst operations are supported.

Sleep Mode

The ZZ input pin is an asynchronous input. Asserting ZZ places the SRAM in a power conservation "sleep" mode. Two clock cycles are required to enter into or exit from this "sleep" mode. While in this mode, data integrity is guaranteed. Accesses pending when entering the "sleep" mode are not considered valid nor is the completion of the operation guaranteed. The device must be deselected prior to entering the "sleep" mode. \overline{CE}_1 , CE_2 , \overline{CE}_3 , \overline{ADSP} , and \overline{ADSC} must remain inactive for the duration of t_{ZZREC} after the ZZ input returns LOW.

ZZ Mode Electrical Characteristics

Parameter	Description	Test Conditions	Min.	Max.	Unit
I_{DDZZ}	Snooze mode standby current	$ZZ \geq V_{DD} - 0.2V$		40	mA
t_{ZZS}	Device operation to ZZ	$ZZ \geq V_{DD} - 0.2V$		$2t_{CYC}$	ns
t_{ZZREC}	ZZ recovery time	$ZZ \leq 0.2V$	$2t_{CYC}$		ns
t_{ZZI}	ZZ active to snooze current	This parameter is sampled		$2t_{CYC}$	ns
t_{RZZI}	ZZ Inactive to exit snooze current	This parameter is sampled	0		ns

Truth Table [2, 3, 4, 5, 6, 7]

Operation	Add. Used	\overline{CE}_1	CE_2	CE_3	ZZ	\overline{ADSP}	\overline{ADSC}	\overline{ADV}	\overline{WRITE}	\overline{OE}	CLK	DQ
Deselect Cycle, Power-down	None	H	X	X	L	X	L	X	X	X	L-H	three-state
Deselect Cycle, Power-down	None	L	L	X	L	L	X	X	X	X	L-H	three-state
Deselect Cycle, Power-down	None	L	X	H	L	L	X	X	X	X	L-H	three-state
Deselect Cycle, Power-down	None	L	L	X	L	H	L	X	X	X	L-H	three-state
Deselect Cycle, Power-down	None	L	X	H	L	H	L	X	X	X	L-H	three-state
Snooze Mode, Power-down	None	X	X	X	H	X	X	X	X	X	X	three-state
READ Cycle, Begin Burst	External	L	H	L	L	L	X	X	X	L	L-H	Q
READ Cycle, Begin Burst	External	L	H	L	L	L	X	X	X	H	L-H	three-state
WRITE Cycle, Begin Burst	External	L	H	L	L	H	L	X	L	X	L-H	D
READ Cycle, Begin Burst	External	L	H	L	L	H	L	X	H	L	L-H	Q
READ Cycle, Begin Burst	External	L	H	L	L	H	L	X	H	H	L-H	three-state
READ Cycle, Continue Burst	Next	X	X	X	L	H	H	L	H	L	L-H	Q

Notes:

- X = "Don't Care." H = Logic HIGH, L = Logic LOW.
- $\overline{WRITE} = L$ when any one or more Byte Write enable signals (\overline{BW}_A , \overline{BW}_B , \overline{BW}_C , \overline{BW}_D) and $\overline{BWE} = L$ or $\overline{GW} = L$. $\overline{WRITE} = H$ when all Byte write enable signals (\overline{BW}_A , \overline{BW}_B , \overline{BW}_C , \overline{BW}_D), \overline{BWE} , $\overline{GW} = H$.
- The DQ pins are controlled by the current cycle and the \overline{OE} signal. \overline{OE} is asynchronous and is not sampled with the clock.
- \overline{CE}_1 , CE_2 , and CE_3 are available only in the TQFP package. BGA package has only 2 chip selects \overline{CE}_1 and CE_2 .
- The SRAM always initiates a read cycle when \overline{ADSP} is asserted, regardless of the state of \overline{GW} , \overline{BWE} , or $\overline{BW}_{[A, D]}$. Writes may occur only on subsequent clocks after the \overline{ADSP} or with the assertion of \overline{ADSC} . As a result, \overline{OE} must be driven HIGH prior to the start of the write cycle to allow the outputs to three-state. \overline{OE} is a don't care for the remainder of the write cycle.
- \overline{OE} is asynchronous and is not sampled with the clock rise. It is masked internally during write cycles. During a read cycle all data bits are three-state when \overline{OE} is inactive or when the device is deselected, and all data bits behave as output when \overline{OE} is active (LOW).

Interleaved Burst Address Table (MODE = Floating or V_{DD})

First Address A1, A0	Second Address A1, A0	Third Address A1, A0	Fourth Address A1, A0
00	01	10	11
01	00	11	10
10	11	00	01
11	10	01	00

Linear Burst Address Table (MODE = GND)

First Address A1, A0	Second Address A1, A0	Third Address A1, A0	Fourth Address A1, A0
00	01	10	11
01	10	11	00
10	11	00	01
11	00	01	10

Truth Table^[2, 3, 4, 5, 6, 7]

Operation	Add. Used	\overline{CE}_1	CE_2	CE_3	\overline{ZZ}	\overline{ADSP}	\overline{ADSC}	\overline{ADV}	\overline{WRITE}	\overline{OE}	CLK	DQ
READ Cycle, Continue Burst	Next	X	X	X	L	H	H	L	H	H	L-H	three-state
READ Cycle, Continue Burst	Next	H	X	X	L	X	H	L	H	L	L-H	Q
READ Cycle, Continue Burst	Next	H	X	X	L	X	H	L	H	H	L-H	three-state
WRITE Cycle, Continue Burst	Next	X	X	X	L	H	H	L	L	X	L-H	D
WRITE Cycle, Continue Burst	Next	H	X	X	L	X	H	L	L	X	L-H	D
READ Cycle, Suspend Burst	Current	X	X	X	L	H	H	H	H	L	L-H	Q
READ Cycle, Suspend Burst	Current	X	X	X	L	H	H	H	H	H	L-H	three-state
READ Cycle, Suspend Burst	Current	H	X	X	L	X	H	H	H	L	L-H	Q
READ Cycle, Suspend Burst	Current	H	X	X	L	X	H	H	H	H	L-H	three-state
WRITE Cycle, Suspend Burst	Current	X	X	X	L	H	H	H	L	X	L-H	D
WRITE Cycle, Suspend Burst	Current	H	X	X	L	X	H	H	L	X	L-H	D

Partial Truth Table for Read/Write^[2, 8]

Function	\overline{GW}	\overline{BWE}	\overline{BW}_D	\overline{BW}_C	\overline{BW}_B	\overline{BW}_A
Read	H	H	X	X	X	X
Read	H	L	H	H	H	H
Write Byte A – DQ _A	H	L	H	H	H	L
Write Byte B – DQ _B	H	L	H	H	L	H
Write Bytes B, A	H	L	H	H	L	L
Write Byte C– DQ _C	H	L	H	L	H	H
Write Bytes C, A	H	L	H	L	H	L
Write Bytes C, B	H	L	H	L	L	H
Write Bytes C, B, A	H	L	H	L	L	L
Write Byte D– DQ _D	H	L	L	H	H	H
Write Bytes D, A	H	L	L	H	H	L
Write Bytes D, B	H	L	L	H	L	H
Write Bytes D, B, A	H	L	L	H	L	L
Write Bytes D, C	H	L	L	L	H	H
Write Bytes D, C, A	H	L	L	L	H	L
Write Bytes D, C, B	H	L	L	L	L	H
Write All Bytes	H	L	L	L	L	L
Write All Bytes	L	X	X	X	X	X

Notes:

8. Table only lists a partial listing of the byte write combinations. Any combination of $\overline{BW}_{[A-D]}$ is valid. Appropriate write will be done based on which byte write is active.

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature -65°C to +150°C
 Ambient Temperature with Power Applied..... -55°C to +125°C
 Supply Voltage on V_{DD} Relative to GND..... -0.5V to +4.6V
 DC Voltage Applied to Outputs in three-state -0.5V to V_{DDQ} + 0.5V
 DC Input Voltage..... -0.5V to V_{DD} + 0.5V

Current into Outputs (LOW)..... 20 mA
 Static Discharge Voltage..... >2001V (per MIL-STD-883, Method 3015)
 Latch-up Current..... >200 mA

Operating Range

Range	Ambient Temperature	V _{DD}	V _{DDQ}
Commercial	0°C to +70°C	3.3V -5%/+10%	2.5V -5% to V _{DD}
Industrial	-40°C to +85°C		

Electrical Characteristics Over the Operating Range [9, 10]

Parameter	Description	Test Conditions	Min.	Max.	Unit	
V _{DD}	Power Supply Voltage		3.135	3.6	V	
V _{DDQ}	I/O Supply Voltage		2.375	V _{DD}	V	
V _{OH}	Output HIGH Voltage	V _{DDQ} = 3.3V, V _{DD} = Min., I _{OH} = -4.0 mA	2.4		V	
		V _{DDQ} = 2.5V, V _{DD} = Min., I _{OH} = -1.0 mA	2.0		V	
V _{OL}	Output LOW Voltage	V _{DDQ} = 3.3V, V _{DD} = Min., I _{OL} = 8.0 mA		0.4	V	
		V _{DDQ} = 2.5V, V _{DD} = Min., I _{OL} = 1.0 mA		0.4	V	
V _{IH}	Input HIGH Voltage ^[9]	V _{DDQ} = 3.3V	2.0	V _{DD} + 0.3V	V	
		V _{DDQ} = 2.5V	1.7	V _{DD} + 0.3V	V	
V _{IL}	Input LOW Voltage ^[9]	V _{DDQ} = 3.3V	-0.3	0.8	V	
		V _{DDQ} = 2.5V	-0.3	0.7	V	
I _X	Input Load Current except ZZ and MODE	GND ≤ V _I ≤ V _{DDQ}	-5	5	μA	
		Input Current of MODE	Input = V _{SS}	-30		μA
	Input Current of ZZ	Input = V _{SS}	-5		μA	
		Input = V _{DD}		30	μA	
I _{OZ}	Output Leakage Current	GND ≤ V _I ≤ V _{DDQ} , Output Disabled	-5	5	μA	
I _{DD}	V _{DD} Operating Supply Current	V _{DD} = Max., I _{OUT} = 0 mA, f = f _{MAX} = 1/t _{CYC}	4-ns cycle, 250 MHz		325	mA
			4.4-ns cycle, 225 MHz		290	mA
			5-ns cycle, 200 MHz		265	mA
			6-ns cycle, 166 MHz		240	mA
			7.5-ns cycle, 133 MHz		225	mA
			10-ns cycle, 100 MHz		205	mA
I _{SB1}	Automatic CE Power-down Current—TTL Inputs	V _{DD} = Max, Device Deselected, V _{IN} ≥ V _{IH} or V _{IN} ≤ V _{IL} , f = f _{MAX} = 1/t _{CYC}	4-ns cycle, 250 MHz		120	mA
			4.4-ns cycle, 225 MHz		115	mA
			5-ns cycle, 200 MHz		110	mA
			6-ns cycle, 166 MHz		100	mA
			7.5-ns cycle, 133 MHz		90	mA
			10-ns cycle, 100 MHz		80	mA
I _{SB2}	Automatic CE Power-down Current—CMOS Inputs	V _{DD} = Max, Device Deselected, V _{IN} ≤ 0.3V or V _{IN} ≥ V _{DDQ} - 0.3V, f = 0	All speeds		40	mA

Shaded area contains advanced information.

Notes:

9. Overshoot: V_{IH}(AC) < V_{DD} + 1.5V (Pulse width less than t_{CYC}/2), undershoot: V_{IL}(AC) > -2V (Pulse width less than t_{CYC}/2).
 10. TPower-up: Assumes a linear ramp from 0v to V_{DD}(min.) within 200ms. During this time V_{IH} ≤ V_{DD} and V_{DDQ} ≤ V_{DD}.

Electrical Characteristics Over the Operating Range (continued)^[9, 10]

Parameter	Description	Test Conditions	Min.	Max.	Unit	
I _{SB3}	Automatic CE Power-down Current—CMOS Inputs	V _{DD} = Max, Device Deselected, or V _{IN} ≤ 0.3V or V _{IN} ≥ V _{DDQ} - 0.3V f = f _{MAX} = 1/t _{CYC}	4-ns cycle, 250 MHz		105	mA
			4.4-ns cycle, 225 MHz		100	mA
			5-ns cycle, 200 MHz		95	mA
			6-ns cycle, 166 MHz		85	mA
			7.5-ns cycle, 133 MHz		75	mA
			10-ns cycle, 100 MHz		65	mA
I _{SB4}	Automatic CE Power-down Current—TTL Inputs	V _{DD} = Max, Device Deselected, V _{IN} ≥ V _{IH} or V _{IN} ≤ V _{IL} , f = 0		45	mA	



Shaded areas contain advance information.

Thermal Resistance^[11]

Parameter	Description	Test Conditions	TQFP Package	BGA Package	Unit
Θ _{JA}	Thermal Resistance (Junction to Ambient)	Test conditions follow standard test methods and procedures for measuring thermal impedance, per EIA / JESD51.	41.83	47.63	°C/W
Θ _{JC}	Thermal Resistance (Junction to Case)		9.99	11.71	°C/W

Capacitance^[11]

Parameter	Description	Test Conditions	TQFP Package	BGA Package	Unit
C _{IN}	Input Capacitance	T _A = 25°C, f = 1 MHz, V _{DD} = 3.3V, V _{DDQ} = 3.3V	5	5	pF
C _{CLK}	Clock Input Capacitance		5	5	pF
C _{I/O}	Input/Output Capacitance		5	7	pF

AC Test Loads and Waveforms
3.3V I/O Test Load

2.5V I/O Test Load

Note:

11. Tested initially and after any design or process change that may affect these parameters

Switching Characteristics Over the Operating Range^[16, 17]

Parameter	Description	250 MHz		225 MHz		200 MHz		166 MHz		133 MHz		100 MHz		Unit
		Min.	Max	Min.	Max	Min.	Max	Min.	Max	Min.	Max	Min.	Max	
t _{POWER}	V _{DD} (Typical) to the first Access ^[12]	1		1		1		1		1		1		ms
Clock														
t _{CYC}	Clock Cycle Time	4.0		4.4		5.0		6.0		7.5		10		ns
t _{CH}	Clock HIGH	1.7		2.0		2.0		2.5		3.0		3.5		ns
t _{CL}	Clock LOW	1.7		2.0		2.0		2.5		3.0		3.5		ns
Output Times														
t _{CO}	Data Output Valid After CLK Rise		2.6		2.6		2.8		3.5		4.0		4.5	ns
t _{DOH}	Data Output Hold After CLK Rise	1.0		1.0		1.0		2.0		2.0		2.0		ns
t _{CLZ}	Clock to Low-Z ^[13, 14, 15]	0		0		0		0		0		0		ns
t _{CHZ}	Clock to High-Z ^[13, 14, 15]		2.6		2.6		2.8		3.5		4.0		4.5	ns
t _{OEV}	\overline{OE} LOW to Output Valid		2.6		2.6		2.8		3.5		4.5		4.5	ns
t _{OELZ}	\overline{OE} LOW to Output Low-Z ^[13, 14, 15]	0		0		0		0		0		0		ns
t _{OEHZ}	\overline{OE} HIGH to Output High-Z ^[13, 14, 15]		2.6		2.6		2.8		3.5		4.0		4.5	ns
Set-up Times														
t _{AS}	Address Set-up Before CLK Rise	0.8		1.2		1.2		1.5		1.5		1.5		ns
t _{ADS}	\overline{ADSC} , \overline{ADSP} Set-up Before CLK Rise	0.8		1.2		1.2		1.5		1.5		1.5		ns
t _{ADVS}	\overline{ADV} Set-up Before CLK Rise	0.8		1.2		1.2		1.5		1.5		1.5		ns
t _{WES}	\overline{GW} , \overline{BWE} , $\overline{BW}_{[A:D]}$ Set-up Before CLK Rise	0.8		1.2		1.2		1.5		1.5		1.5		ns
t _{DS}	Data Input Set-up Before CLK Rise	0.8		1.2		1.2		1.5		1.5		1.5		ns
t _{CES}	Chip Enable Set-Up Before CLK Rise	0.8		1.2		1.2		1.5		1.5		1.5		ns
Hold Times														
t _{AH}	Address Hold After CLK Rise	0.4		0.5		0.5		0.5		0.5		0.5		ns
t _{ADH}	\overline{ADSP} , \overline{ADSC} Hold After CLK Rise	0.4		0.5		0.5		0.5		0.5		0.5		ns
t _{ADVH}	\overline{ADV} Hold After CLK Rise	0.4		0.5		0.5		0.5		0.5		0.5		ns
t _{WEH}	\overline{GW} , \overline{BWE} , $\overline{BW}_{[A:D]}$ Hold After CLK Rise	0.4		0.5		0.5		0.5		0.5		0.5		ns
t _{DH}	Data Input Hold After CLK Rise	0.4		0.5		0.5		0.5		0.5		0.5		ns
t _{CEH}	Chip Enable Hold After CLK Rise	0.4		0.5		0.5		0.5		0.5		0.5		ns


Shaded areas contain advance information.

Notes:

12. This part has a voltage regulator internally; t_{POWER} is the time that the power needs to be supplied above V_{DD}(minimum) initially before a read or write operation can be initiated.
13. t_{CHZ}, t_{CLZ}, t_{OELZ}, and t_{OEHZ} are specified with AC test conditions shown in part (b) of AC Test Loads. Transition is measured ± 200 mV from steady-state voltage.
14. At any given voltage and temperature, t_{OEHZ} is less than t_{OELZ} and t_{CHZ} is less than t_{CLZ} to eliminate bus contention between SRAMs when sharing the same data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed to achieve High-Z prior to Low-Z under the same system conditions
15. This parameter is sampled and not 100% tested.
16. Timing reference level is 1.5V when V_{DDQ} = 3.3V and is 1.25V when V_{DDQ} = 2.5V.
17. Test conditions shown in (a) of AC Test Loads unless otherwise noted.

Switching Waveforms


Read Cycle Timing^[18]




Notes:


18. On this diagram, when \overline{CE} is LOW, \overline{CE}_1 is LOW, CE_2 is HIGH and \overline{CE}_3 is LOW. When \overline{CE} is HIGH, \overline{CE}_1 is HIGH or CE_2 is LOW or \overline{CE}_3 is HIGH.

19. Full width write can be initiated by either \overline{GW} LOW; or by \overline{GW} HIGH, \overline{BWE} LOW and $\overline{BW}_{[A:D]}$ LOW.

Switching Waveforms (continued)
Write Cycle Timing^[18, 19]


Switching Waveforms (continued)
Read/Write Cycle Timing^[18, 20, 21]

Note:

20. The data bus (Q) remains in high-Z following a WRITE cycle, unless a new read access is initiated by \overline{ADSP} or \overline{ADSC} .
 21. \overline{GW} is HIGH.

Switching Waveforms (continued)
ZZ Mode Timing [22, 23]

Ordering Information

Speed (MHz)	Ordering Code	Package Name	Package Type	Operating Range
250	CY7C1339F-250AC	A101	100-lead Thin Quad Flat Pack (14 x 20 x 1.4mm)	Commercial
	CY7C1339F-250BGC	BG119	119-ball BGA (14 x 22 x 2.4mm)	
	CY7C1339F-250AI	A101	100-lead Thin Quad Flat Pack (14 x 20 x 1.4mm)	Industrial
	CY7C1339F-250BGI	BG119	119-ball BGA (14 x 22 x 2.4mm)	
225	CY7C1339F-225AC	A101	100-lead Thin Quad Flat Pack (14 x 20 x 1.4mm)	Commercial
	CY7C1339F-225BGC	BG119	119-ball BGA(14 x 22 x 2.4mm)	
	CY7C1339F-225AI	A101	100-lead Thin Quad Flat Pack (14 x 20 x 1.4mm)	Industrial
	CY7C1339F-225BGI	BG119	119-ball BGA(14 x 22 x 2.4mm)	
200	CY7C1339F-200AC	A101	100-lead Thin Quad Flat Pack (14 x 20 x 1.4mm)	Commercial
	CY7C1339F-200BGC	BG119	119-ball BGA(14 x 22 x 2.4mm)	
	CY7C1339F-200AI	A101	100-lead Thin Quad Flat Pack(14 x 20 x 1.4mm)	Industrial
	CY7C1339F-200BGI	BG119	119-ball BGA(14 x 22 x 2.4mm)	
166	CY7C1339F-166AC	A101	100-lead Thin Quad Flat Pack(14 x 20 x 1.4mm)	Commercial
	CY7C1339F-166BGC	BG119	119-ball BGA(14 x 22 x 2.4mm)	
	CY7C1339F-166AI	A101	100-lead Thin Quad Flat Pack(14 x 20 x 1.4mm)	Industrial
	CY7C1339F-166BGI	BG119	119-ball BGA(14 x 22 x 2.4mm)	
133	CY7C1339F-133AC	A101	100-lead Thin Quad Flat Pack(14 x 20 x 1.4mm)	Commercial
	CY7C1339F-133BGC	BG119	119-ball BGA(14 x 22 x 2.4mm)	
	CY7C1339F-133AI	A101	100-lead Thin Quad Flat Pack(14 x 20 x 1.4mm)	Industrial
	CY7C1339F-133BGI	BG119	119-ball BGA(14 x 22 x 2.4mm)	

Notes:

22. Device must be deselected when entering ZZ mode. See Cycle Descriptions table for all possible signal conditions to deselect the device.

23. DQs are in high-Z when exiting ZZ sleep mode

Ordering Information (continued)


Speed (MHz)	Ordering Code	Package Name	Package Type	Operating Range
100	CY7C1339F-100AC	A101	100-lead Thin Quad Flat Pack(14 x 20 x 1.4mm)	Commercial
	CY7C1339F-100BGC	BG119	119-ball BGA(14 x 22 x 2.4mm)	
100	CY7C1339F-100AI	A101	100-lead Thin Quad Flat Pack(14 x 20 x 1.4mm)	Industrial
	CY7C1339F-100BGI	BG119	119-ball BGA(14 x 22 x 2.4mm)	

Shaded areas contain advanced information.

Please contact your local Cypress sales representative for availability of these parts.


Package Diagrams
100-pin Thin Plastic Quad Flatpack (14 x 20 x 1.4 mm) A101

DIMENSIONS ARE IN MILLIMETERS.



51-85050-*A

Package Diagrams (continued)



51-85115-B

i486 is a trademark, and Intel and Pentium are registered trademarks, of Intel Corporation. PowerPC is a registered trademark of IBM Corporation. All product and company names mentioned in this document may be trademarks of their respective holders.

Document History Page

Document Title: CY7C1339F 4-Mbit (128K x 32) Pipelined Sync SRAM
Document Number: 38-05217

REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	119284	01/06/03	HGK	New Data Sheet
*A	123850	01/18/03	AJH	Added power-up requirements to AC test loads and waveforms information
*B	200660	See ECN	REF	Final Data Sheet
*C	213342	See ECN	VBL	Update Ordering Info section: unshade active parts. -133AI & BGI