
APT60M80JVR

600V 55A 0.080Ω


POWER MOS V®

Power MOS V® is a new generation of high voltage N-Channel enhancement mode power MOSFETs. This new technology minimizes the JFET effect, increases packing density and reduces the on-resistance. Power MOS V® also achieves faster switching speeds through optimized gate layout.



ISOTOP®

- **Popular SOT-227 Package**
- **Avalanche Energy Rated**
- **Faster Switching**
- **Lower Leakage**



MAXIMUM RATINGS All Ratings: T_C = 25°C unless otherwise specified.

Symbol	Parameter	APT60M80JVR	UNIT
V_{DSS}	Drain-Source Voltage	600	Volts
I_D	Continuous Drain Current @ T_C = 25°C	55	Amps
I_{DM}	Pulsed Drain Current ①	220	
V_{GS}	Gate-Source Voltage Continuous	±30	Volts
V_{GSM}	Gate-Source Voltage Transient	±40	
P_D	Total Power Dissipation @ T_C = 25°C	568	Watts
	Linear Derating Factor	4.54	W/°C
T_J,T_{STG}	Operating and Storage Junction Temperature Range	-55 to 150	°C
T_L	Lead Temperature: 0.063" from Case for 10 Sec.	300	
I_{AR}	Avalanche Current ① (Repetitive and Non-Repetitive)	55	Amps
E_{AR}	Repetitive Avalanche Energy ①	50	mJ
E_{AS}	Single Pulse Avalanche Energy ④	3200	

STATIC ELECTRICAL CHARACTERISTICS

Symbol	Characteristic / Test Conditions	MIN	TYP	MAX	UNIT
BV_{DSS}	Drain-Source Breakdown Voltage (V_{GS} = 0V, I_D = 250µA)	600			Volts
$I_{D(on)}$	On State Drain Current ② (V_{DS} > $I_{D(on)}$ x $R_{DS(on)}$ Max, V_{GS} = 10V)	55			Amps
$R_{DS(on)}$	Drain-Source On-State Resistance ② (V_{GS} = 10V, 0.5 $I_{D[Cont.]}$)			0.080	Ohms
I_{DSS}	Zero Gate Voltage Drain Current (V_{DS} = V_{DSS}, V_{GS} = 0V)			25	µA
	Zero Gate Voltage Drain Current (V_{DS} = 0.8 V_{DSS}, V_{GS} = 0V, T_C = 125°C)			250	
I_{GSS}	Gate-Source Leakage Current (V_{GS} = ±30V, V_{DS} = 0V)			±100	nA
$V_{GS(th)}$	Gate Threshold Voltage (V_{DS} = V_{GS}, I_D = 5mA)	2		4	Volts

CAUTION: These Devices are Sensitive to Electrostatic Discharge. Proper Handling Procedures Should Be Followed.

DYNAMIC CHARACTERISTICS

APT60M80JVR

Symbol	Characteristic	Test Conditions	MIN	TYP	MAX	UNIT
C_{iss}	Input Capacitance	V_{GS} = 0V V_{DS} = 25V f = 1 MHz		12022	14500	pF
C_{oss}	Output Capacitance			1571	2200	
C_{rss}	Reverse Transfer Capacitance			668	1010	
Q_g	Total Gate Charge ③	V_{GS} = 10V V_{DD} = 0.5 V_{DSS} I_D = 0.5 $I_{D[Cont.]}$ @ 25°C		576	870	nC
Q_{gs}	Gate-Source Charge			56	68	
Q_{gd}	Gate-Drain ("Miller") Charge			288	440	
$t_{d(on)}$	Turn-on Delay Time	V_{GS} = 15V V_{DD} = 0.5 V_{DSS} I_D = $I_{D[Cont.]}$ @ 25°C R_G = 0.6Ω		15	30	ns
t_r	Rise Time			25	50	
$t_{d(off)}$	Turn-off Delay Time			73	110	
t_f	Fall Time			31	40	

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

Symbol	Characteristic / Test Conditions	MIN	TYP	MAX	UNIT
I_S	Continuous Source Current (Body Diode)			55	Amps
I_{SM}	Pulsed Source Current ① (Body Diode)			220	
V_{SD}	Diode Forward Voltage ② (V_{GS} = 0V, I_S = -$I_{D[Cont.]}$)			1.3	Volts
t_{rr}	Reverse Recovery Time (I_S = -$I_{D[Cont.]}$, dI_S/dt = 100A/µs)		937		ns
Q_{rr}	Reverse Recovery Charge (I_S = -$I_{D[Cont.]}$, dI_S/dt = 100A/µs)		29		µC

THERMAL CHARACTERISTICS

Symbol	Characteristic	MIN	TYP	MAX	UNIT
$R_{\theta JC}$	Junction to Case			.22	°C/W
$R_{\theta JA}$	Junction to Ambient			40	

① Repetitive Rating: Pulse width limited by maximum junction temperature.

② Pulse Test: Pulse width < 380 µS, Duty Cycle < 2%

③ See MIL-STD-750 Method 3471

④ Starting T_j = +25°C, L = 1.51mH, R_G = 25Ω, Peak I_L = 65A

APT Reserves the right to change, without notice, the specifications and information contained herein.




FIGURE 1, MAXIMUM EFFECTIVE TRANSIENT THERMAL IMPEDANCE, JUNCTION-TO-CASE vs PULSE DURATION

Graph Deleted




FIGURE 2, HIGH VOLTAGE OUTPUT CHARACTERISTICS

FIGURE 3, LOW VOLTAGE OUTPUT CHARACTERISTICS




FIGURE 4, TRANSFER CHARACTERISTICS




FIGURE 5, R_{DS}(ON) vs DRAIN CURRENT




FIGURE 6, MAXIMUM DRAIN CURRENT vs CASE TEMPERATURE




FIGURE 7, BREAKDOWN VOLTAGE vs TEMPERATURE




FIGURE 8, ON-RESISTANCE vs. TEMPERATURE




FIGURE 9, THRESHOLD VOLTAGE vs TEMPERATURE




FIGURE 10, MAXIMUM SAFE OPERATING AREA




FIGURE 11, CAPACITANCE vs DRAIN-TO-SOURCE VOLTAGE




FIGURE 12, GATE CHARGES vs GATE-TO-SOURCE VOLTAGE





FIGURE 13, SOURCE-DRAIN DIODE FORWARD VOLTAGE

SOT-227 (ISOTOP®) Package Outline



Dimensions in Millimeters and (Inches)

APT's devices are covered by one or more of the following U.S.patents: 4,895,810 5,045,903 5,089,434 5,182,234 5,019,522 5,262,336 5,256,583 4,748,103 5,283,202 5,231,474 5,434,095 5,528,058