

# PCI 9052 Data Book

#### Version 2.1

#### December 2008

Website www.plxtech.com

Technical Support www.plxtech.com/support

Phone 800 759-3735

408 774-9060

FAX 408 774-2169

#### **COPYRIGHT INFORMATION**

Copyright © 1997 – 2008 PLX Technology, Inc. All Rights Reserved. The information in this document is proprietary and confidential to PLX Technology. No part of this document may be reproduced in any form or by any means or used to make any derivative work (such as translation, transformation, or adaptation) without written permission from PLX Technology.

PLX Technology provides this documentation without warranty, term or condition of any kind, either express or implied, including, but not limited to, express and implied warranties of merchantability, fitness for a particular purpose, and non-infringement. While the information contained herein is believed to be accurate, such information is preliminary, and no representations or warranties of accuracy or completeness are made. In no event will PLX Technology be liable for damages arising directly or indirectly from any use of or reliance upon the information contained in this document. PLX Technology may make improvements or changes in the product(s) and/or the program(s) described in this documentation at any time.

PLX Technology retains the right to make changes to this product at any time, without notice. Products may have minor variations to this publication, known as errata. PLX Technology assumes no liability whatsoever, including infringement of any patent or copyright, for sale and use of PLX Technology products.

PLX Technology and the PLX logo are registered trademarks and PLXMon is a trademark of PLX Technology, Inc. Other brands and names are property of their respective owners.

Tri-State is a registered trademark of National Semiconductor Corporation.

Other brands and names are the property of their respective owners.

Document Number: 9052-SIL-DB-P1-2.1

### **Contents**

Figures	vii
Гables	ix
Registers	xi
Fiming Diagrams	xiii
Preface	xv
Supplemental Documentation	xvi
I. Introduction	1-1
1.1. Company and Product Background 1.2. General Description 1.3. PCI 9052 Major Features 1.4. PCI 9052 and PCI 9050 Compatibility 1.4.1. PCI 9052 New Features 1.4.2. Errata 1.4.2.1. PCI 9050 Issues Resolved in PCI 9052 1.4.2.2. PCI 9052 Issues Not Present in PCI 9050 1.4.3. Signaling 1.4.3.1. PCI Bus. 1.4.3.2. Local Bus 1.4.3.3. Pull-Up and Pull-Down Resistor Recommendations. 1.5. PCI 9052 Comparison with Other PLX Chips	1-11-41-41-41-41-41-41-41-5
2. Bus Operation	
2.1. PCI Bus	2-1 2-1 2-1 2-1
2.2. Local Bus 2.2.1. Introduction 2.2.1.1. Transactions	2-2 2-2 2-3
2.2.1.2. Basic Bus States. 2.2.2. Local Bus Signals Used in Timing Diagrams 2.2.3. Local Bus Signals 2.2.3.1. Clock.	2-3 2-3 2-3
2.2.3.2. Address/Data	2-3

	2.2.3.3. Control/Status	
	2.2.3.3.1. ADS#, ALE	
	2.2.3.3.2. LBE[3:0]#	
	2.2.3.3.3. LLOCKo#	
	2.2.3.3.4. LRDYi#	
	2.2.3.3.6. RD#	
	2.2.3.3.7. WAITO#	
	2.2.3.3.8. WR#	
	2.2.3.4. Local Bus Arbitration.	
	2.2.3.4.1. LHOLD	
	2.2.3.4.2. LHOLDA	
	2.2.4. Local Bus Interface and Bus Cycles	
	2.2.4.1. Bus Cycles	
	2.2.4.2. Wait State Control	
	2.2.4.2.1. Internal Wait State Generator	
	2.2.4.2.2. Ready Signaling	
	2.2.4.3. Burst Mode and Continuous Burst Mode (Bterm "Burst Terminate" Mode)	
	2.2.4.3.1. Burst and Bterm Modes	
	2.2.4.3.2. Burst-4 Lword Mode	
	2.2.4.3.2.1. Continuous Burst Mode (Bterm "Burst Terminate" Mode)	
	2.2.4.3.3. Partial Lword Accesses	
	2.2.4.4. Recovery States	
	2.2.4.5. Local Bus Read Accesses	
	2.2.5. Local Bus Big/Little Endian Mode	
	2.2.5.1. 32-Bit Local Bus – Big Endian Mode	
	2.2.5.2. 16-Bit Local Bus – Big Endian Mode	
	2.2.5.3. 8-Bit Local Bus – Big Endian Mode	
	2.3. Arbitration Timing Diagram	
3. Re	2.3. Arbitration Timing Diagram	2-12
3. Re	2.3. Arbitration Timing Diagrameset and Serial EEPROM Initialization	2-12
3. Re	2.3. Arbitration Timing Diagram  eset and Serial EEPROM Initialization  3.1. Initialization	2-12 3-1
3. Re	2.3. Arbitration Timing Diagram  2.3. Arbitration Timing Diagram  3.1. Initialization  3.2. Reset	2-12 3-1 3-1
3. Re	2.3. Arbitration Timing Diagram  2.3. Arbitration Timing Diagram  2.3. Arbitration Timing Diagram  3.1. Initialization  3.2. Reset  3.2.1. PCI Bus RST# Input	2-12 3-1 3-1 3-1 3-1
3. Re	2.3. Arbitration Timing Diagram  2.3. Arbitration Timing Diagram  2.4. Initialization  3.5. Reset  3.6.1. PCI Bus RST# Input  3.6.2. Software Reset	
3. Re	2.3. Arbitration Timing Diagram  2.3. Arbitration Timing Diagram  2.4. Per and Serial EEPROM Initialization  3.5. Reset  3.6. Reset  3.6. PCI Bus RST# Input  3.6. Software Reset  3.7. Local Bus Output LRESET#	
3. Re	2.3. Arbitration Timing Diagram  eset and Serial EEPROM Initialization.  3.1. Initialization.  3.2. Reset  3.2.1. PCI Bus RST# Input  3.2.2. Software Reset  3.2.3. Local Bus Output LRESET#  3.3. Serial EEPROM	
3. Re	2.3. Arbitration Timing Diagram  2.3. Arbitration Timing Diagram  2.4. Per and Serial EEPROM Initialization  3.5. Reset  3.6. Reset  3.6. PCI Bus RST# Input  3.6. Software Reset  3.7. Local Bus Output LRESET#	
3. Re	2.3. Arbitration Timing Diagram  eset and Serial EEPROM Initialization.  3.1. Initialization.  3.2. Reset  3.2.1. PCI Bus RST# Input  3.2.2. Software Reset  3.2.3. Local Bus Output LRESET#  3.3. Serial EEPROM  3.3.1. Serial EEPROM Load Sequence	
3. Re	2.3. Arbitration Timing Diagram  eset and Serial EEPROM Initialization.  3.1. Initialization.  3.2. Reset  3.2.1. PCI Bus RST# Input  3.2.2. Software Reset  3.2.3. Local Bus Output LRESET#  3.3. Serial EEPROM  3.3.1. Serial EEPROM Load Sequence  3.3.1.1. Serial EEPROM Load	
3. Re	2.3. Arbitration Timing Diagram  eset and Serial EEPROM Initialization.  3.1. Initialization.  3.2. Reset  3.2.1. PCI Bus RST# Input  3.2.2. Software Reset  3.2.3. Local Bus Output LRESET#  3.3. Serial EEPROM  3.3.1. Serial EEPROM Load Sequence  3.3.1.1. Serial EEPROM Load  3.3.1.2. Recommended Serial EEPROMs  3.4. Internal Registers  3.4.1. PCI Configuration Registers	
3. Re	2.3. Arbitration Timing Diagram  eset and Serial EEPROM Initialization.  3.1. Initialization. 3.2. Reset 3.2.1. PCI Bus RST# Input 3.2.2. Software Reset 3.2.3. Local Bus Output LRESET# 3.3. Serial EEPROM 3.3.1. Serial EEPROM Load Sequence 3.3.1.1. Serial EEPROM Load 3.3.1.2. Recommended Serial EEPROMs. 3.4. Internal Registers 3.4.1. PCI Configuration Registers 3.4.2. PCI Bus Access to Internal Registers	
3. Re	2.3. Arbitration Timing Diagram  eset and Serial EEPROM Initialization.  3.1. Initialization.  3.2. Reset  3.2.1. PCI Bus RST# Input  3.2.2. Software Reset  3.2.3. Local Bus Output LRESET#  3.3. Serial EEPROM  3.3.1. Serial EEPROM Load Sequence  3.3.1.1. Serial EEPROM Load  3.3.1.2. Recommended Serial EEPROMs  3.4. Internal Registers  3.4.1. PCI Configuration Registers	
	2.3. Arbitration Timing Diagram  2.3. Arbitration Timing Diagram  3.1. Initialization  3.2. Reset  3.2.1. PCI Bus RST# Input  3.2.2. Software Reset  3.2.3. Local Bus Output LRESET#  3.3. Serial EEPROM  3.3.1. Serial EEPROM Load Sequence  3.3.1.1. Serial EEPROM Load  3.3.1.2. Recommended Serial EEPROMs  3.4. Internal Registers  3.4.1. PCI Configuration Registers  3.4.2. PCI Bus Access to Internal Registers  3.5. Timing Diagrams	
	2.3. Arbitration Timing Diagram  eset and Serial EEPROM Initialization.  3.1. Initialization. 3.2. Reset 3.2.1. PCI Bus RST# Input 3.2.2. Software Reset 3.2.3. Local Bus Output LRESET# 3.3. Serial EEPROM 3.3.1. Serial EEPROM Load Sequence 3.3.1.1. Serial EEPROM Load 3.3.1.2. Recommended Serial EEPROMs. 3.4. Internal Registers 3.4.1. PCI Configuration Registers 3.4.2. PCI Bus Access to Internal Registers	
	2.3. Arbitration Timing Diagram  Poset and Serial EEPROM Initialization.  3.1. Initialization. 3.2. Reset. 3.2.1. PCI Bus RST# Input. 3.2.2. Software Reset. 3.2.3. Local Bus Output LRESET# 3.3. Serial EEPROM. 3.3.1. Serial EEPROM Load Sequence. 3.3.1.1. Serial EEPROM Load. 3.3.1.2. Recommended Serial EEPROMs. 3.4. Internal Registers. 3.4.1. PCI Configuration Registers. 3.4.2. PCI Bus Access to Internal Registers. 3.5. Timing Diagrams.	
	2.3. Arbitration Timing Diagram  Poset and Serial EEPROM Initialization.  3.1. Initialization.  3.2. Reset.  3.2.1. PCI Bus RST# Input.  3.2.2. Software Reset.  3.2.3. Local Bus Output LRESET#  3.3. Serial EEPROM.  3.3.1. Serial EEPROM Load Sequence.  3.3.1.1. Serial EEPROM Load.  3.3.1.2. Recommended Serial EEPROMs.  3.4. Internal Registers.  3.4.1. PCI Configuration Registers.  3.4.2. PCI Bus Access to Internal Registers.  3.5. Timing Diagrams.  rect Slave Operation.	
	2.3. Arbitration Timing Diagram  Poset and Serial EEPROM Initialization.  3.1. Initialization. 3.2. Reset. 3.2.1. PCI Bus RST# Input. 3.2.2. Software Reset. 3.2.3. Local Bus Output LRESET# 3.3. Serial EEPROM. 3.3.1. Serial EEPROM Load Sequence. 3.3.1.1. Serial EEPROM Load. 3.3.1.2. Recommended Serial EEPROMs. 3.4. Internal Registers. 3.4.1. PCI Configuration Registers. 3.4.2. PCI Bus Access to Internal Registers. 3.5. Timing Diagrams.	
	2.3. Arbitration Timing Diagram  2.4. Initialization  3.1. Initialization  3.2. Reset  3.2.1. PCI Bus RST# Input  3.2.2. Software Reset  3.2.3. Local Bus Output LRESET#  3.3. Serial EEPROM  3.3.1. Serial EEPROM Load Sequence  3.3.1.1. Serial EEPROM Load  3.3.1.2. Recommended Serial EEPROMs  3.4. Internal Registers  3.4.1. PCI Configuration Registers  3.4.2. PCI Bus Access to Internal Registers  3.5. Timing Diagrams  rect Slave Operation  4.1. Overview  4.2. Direct Data Transfer Mode	
	2.3. Arbitration Timing Diagram  2.4. Initialization  3.1. Initialization  3.2. Reset  3.2.1. PCI Bus RST# Input  3.2.2. Software Reset  3.2.3. Local Bus Output LRESET#  3.3. Serial EEPROM  3.3.1. Serial EEPROM Load Sequence  3.3.1.1. Serial EEPROM Load  3.3.1.2. Recommended Serial EEPROMs  3.4. Internal Registers  3.4.1. PCI Configuration Registers  3.4.2. PCI Bus Access to Internal Registers  3.5. Timing Diagrams  rect Slave Operation  4.1. Overview  4.2. Direct Data Transfer Mode  4.2.1. Direct Slave Operation (PCI Master-to-Local Bus Access)	
	2.3. Arbitration Timing Diagram.  3.1. Initialization. 3.2. Reset 3.2.1. PCI Bus RST# Input 3.2.2. Software Reset 3.2.3. Local Bus Output LRESET# 3.3. Serial EEPROM 3.3.1. Serial EEPROM Load Sequence 3.3.1.1. Serial EEPROM Load. 3.3.1.2. Recommended Serial EEPROMs. 3.4. Internal Registers 3.4.1. PCI Configuration Registers 3.4.2. PCI Bus Access to Internal Registers 3.5. Timing Diagrams  rect Slave Operation  4.1. Overview. 4.2. Direct Data Transfer Mode 4.2.1. Direct Slave Operation (PCI Master-to-Local Bus Access) 4.2.1.1. Direct Slave Lock 4.2.1.2. PCI I/2.1 Features Enable 4.2.1.2.1. Direct Slave Delayed Read Mode Operation	
	2.3. Arbitration Timing Diagram.  3.1. Initialization. 3.2. Reset. 3.2.1. PCI Bus RST# Input 3.2.2. Software Reset. 3.2.3. Local Bus Output LRESET# 3.3. Serial EEPROM 3.3.1. Serial EEPROM Load Sequence. 3.3.1.1. Serial EEPROM Load. 3.3.1.2. Recommended Serial EEPROMs. 3.4. Internal Registers. 3.4.1. PCI Configuration Registers 3.4.2. PCI Bus Access to Internal Registers 3.5. Timing Diagrams  rect Slave Operation  4.1. Overview. 4.2. Direct Data Transfer Mode. 4.2.1. Direct Slave Operation (PCI Master-to-Local Bus Access) 4.2.1.1. Direct Slave Lock 4.2.1.2. PCI IPE Slave Delayed Read Mode Operation 4.2.1.2.1. Direct Slave Delayed Read Mode Operation 4.2.1.2.2. 32000 PCI Clock Timeout	
	2.3. Arbitration Timing Diagram.  2.4. Initialization 3.1. Initialization 3.2. Reset 3.2.1. PCI Bus RST# Input 3.2.2. Software Reset 3.2.3. Local Bus Output LRESET# 3.3. Serial EEPROM 3.3.1. Serial EEPROM Load Sequence 3.3.1.1. Serial EEPROM Load 3.3.1.2. Recommended Serial EEPROMs 3.4. Internal Registers 3.4.1. PCI Configuration Registers 3.4.2. PCI Bus Access to Internal Registers 3.5. Timing Diagrams  2.5. Timing Diagrams  2.6. Direct Data Transfer Mode 4.1. Overview 4.2. Direct Slave Operation (PCI Master-to-Local Bus Access) 4.2.1.1. Direct Slave Lock 4.2.1.2. PCI IZ.1 Features Enable 4.2.1.2.1. Direct Slave Delayed Read Mode Operation 4.2.1.2.2. 32000 PCI Clock Timeout 4.2.1.2.3. PCI IZ.116- and 8-Clock Rule	
	2.3. Arbitration Timing Diagram.  3.1. Initialization. 3.2. Reset. 3.2.1. PCI Bus RST# Input 3.2.2. Software Reset. 3.2.3. Local Bus Output LRESET# 3.3. Serial EEPROM 3.3.1. Serial EEPROM Load Sequence. 3.3.1.1. Serial EEPROM Load. 3.3.1.2. Recommended Serial EEPROMs. 3.4. Internal Registers. 3.4.1. PCI Configuration Registers 3.4.2. PCI Bus Access to Internal Registers 3.5. Timing Diagrams  rect Slave Operation  4.1. Overview. 4.2. Direct Data Transfer Mode. 4.2.1. Direct Slave Operation (PCI Master-to-Local Bus Access) 4.2.1.1. Direct Slave Lock 4.2.1.2. PCI IPE Slave Delayed Read Mode Operation 4.2.1.2.1. Direct Slave Delayed Read Mode Operation 4.2.1.2.2. 32000 PCI Clock Timeout	

	4.2.1.5. Direct Slave PCI-to-Local Address Mapping	
	4.2.1.5.1. Direct Slave Local Bus Initialization	
	4.2.1.5.2. Direct Slave Initialization	
	4.2.1.5.3. Direct Slave Example	
	4.2.1.5.4. Direct Slave Byte Enables (Non-Multiplexed Mode)	
	4.2.1.5.5. Direct Slave Byte Enables (Multiplexed Mode)	
	4.3. Response to FIFO Full or Empty	
	4.4. Timing Diagrams	
	4.4.2. Non-Multiplexed Mode Local Bus	
	4.4.3. Big Endian Mode and Multiplexed Mode Local Bus	
5 ICA I	stanfara Mada	- 4
5. ISA II	terface Mode	
	5.1. Architecture	. 5-1
	5.2. Pin Definitions	
	5.2.1. LRESET#/LRESET	. 5-2
	5.2.2. CS0#/MEMRD# and	
	CS1#/MEMWR#	
	5.2.3. USER0/WAITO#/IORD# and USER1/LLOCKo#/IOWR#	
	5.2.4. ALE/BALE	
	5.2.5. NC/CHRDY	
	5.2.6. NC/NOWS#	
	5.2.7. Other Local Bus Signals	
	5.4. Design Considerations	
	5.4.1. Interrupts	
	5.4.2. Address and Control Signals	
	5.4.3. Ready Signaling Protocol and Timing	
	5.4.3.1. Legacy ISA	
	5.4.3.2. ISA Interface Mode	
	5.4.3.2.1. NOWS# Input Sampling	. 5-7
	5.5. Timing Diagrams	. 5-8
6. Local	Chip Select	<b>6-</b> 1
	6.1. Overview	. 6-1
	6.2. Chip Select Base Address Registers	. 6-1
	6.3. Procedure for Using Chip Select Base Address Registers	
	6.3.1. Chip Select Base Address Register Programming Example	
	6.4. Timing Diagram	. 6-3
7 DCI/L	ocal Interrupts and User I/O	7_1
7. FUI/L	•	
	7.1. Overview	
	7.2. Interrupts	
	7.2.1. PCI Interrupts (INTA#)	
	7.2.2. Local Interrupt Input (LINTi[2:1])	
	7.2.3. All Modes PCI SERR# (PCINMI)	
	7.3. User I/O	
	7.4. Hilling Dagrams	. /-3
8. Regis	ters	8-1
J	8.1. Register Address Mapping	
	8.1. Register Address Mapping	
	8.3. Local Configuration Registers	
	8.3.1. Chip Select Registers	
	·	8-24

#### Contents

9. Pin Descriptions		9-1
	9.1. Pin Summary 9.2. Pull-Up/Pull-Down Resistor Recommendations 9.2.1. Input Pins (Pin Type I) 9.2.2. Output Pins (Pin Type O) 9.2.3. I/O Pins (Pin Type I/O) 9.3. Pinout	9-1 9-1 9-2 9-2
10. E	Electrical Specifications	10-1
	10.1. General Electrical Specifications  10.2. Local Inputs  10.3. Local Outputs	10-2
11. F	Physical Specifications	11-1
	11.1. Mechanical Layout	11-2
A. G	General Information	A-1
	A.1. Ordering Instructions	A-1

### **FIGURES**

1-1.	PCI 9052 Block Diagram1-3
2-1.	Local Bus Block Diagram
2-2.	PCI 9052 Single Cycle Write
2-3.	PCI 9052 Single Cycle Read2-6
2-4.	Wait States2-7
2-5.	Big/Little Endian – 32-Bit Local Bus2-10
2-6.	Big/Little Endian – 16-Bit Local Bus
2-7.	Big/Little Endian – 8-Bit Local Bus2-11
3-1.	Serial EEPROM Memory Map3-2
4-1.	Direct Slave Delayed Read Mode
	Direct Slave Read Ahead Mode
	Direct Slave Write
	Direct Slave Read
4-5.	Local Bus Direct Slave Access
5-1.	Circuit for Delaying NOWS# Recognition
6-1.	Chip Select Base Address and Range6-2
	Memory Map Example6-2
7-1.	Interrupt and Error Sources
	PCI 9052 Local Input Setup and Hold Waveform
	PCI 9052 Local Output Delay (Min/Max)10-3
10-3	. PCI 9052 ALE Output Delay (Min/Max) to the Local Clock
10-4	. PCI 9052 BALE Output Delay (Min/Max) to the Local Clock
	. Mechanical Dimensions and Package Outline11-1
11-2	PCI 9052 Adapter Block Diagram
11-3	. Pin Assignments, Non-Multiplexed and Multiplexed Modes
11-4	Pin Assignments, ISA and Non-Multiplexed/ISA Interface Modes

THIS PAGE INTENTIONALLY LEFT BLANK.

### **TABLES**

Supplemental Documentation Abbreviations	
Data Assignment Conventions	
1-1. Resistor Recommendations for PCI 9052 and PCI 9050 Input Pins	1-5
1-2. Resistor Recommendations for PCI 9052 and PCI 9050 Output Pins	1-5
1-3. Resistor Recommendations for PCI 9052 and PCI 9050 I/O Pins	1-6
1-4. PCI 9030, PCI 9050, and PCI 9052 Comparison	1-7
2-1. Direct Slave Command Codes	2-1
2-2. PCI Bus Little Endian Byte Lanes	2-1
2-3. LRDYi# Data Transfers, with PCI 9052 as Master Device	2-4
2-4. Local Bus Types	
2-5. Local Address Space Bus Region Descriptor Internal Wait States	2-8
2-6. Burst and Bterm on the Local Bus	2-8
2-7. Burst-4 Lword Mode	
2-8. Direct Slave Single and Burst Reads	
2-9. Big/Little Endian Byte Number and Lane Cross-Reference	2-10
2-10. Lword Lane Transfer – 32-Bit Local Bus	2-10
2-11. Upper Word Lane Transfer – 16-Bit Local Bus	
2-12. Lower Word Lane Transfer – 16-Bit Local Bus	2-11
2-13. Upper Byte Lane Transfer – 8-Bit Local Bus	2-11
2-14. Lower Byte Lane Transfer – 8-Bit Local Bus	2-11
3-1. Serial EEPROM Guidelines	3-2
3-2. Serial EEPROM Register Load Sequence	3-3
4-1. Response to FIFO Full or Empty	4-7
5-1. ISA and Non-ISA Interface Mode Pin Definitions	5-1
5-2. Pin Functionality in ISA Interface Mode	5-1
5-3. INTCSR Register Settings in ISA Interface Mode	
5-4. CNTRL Register Serial EEPROM Settings	5-4
5-5. LAS0RR and LAS1RR Register Serial EEPROM Settings	5-4
5-6. LAS0BRD and LAS1BRD Register Serial EEPROM Settings	5-5
6-1. Chip Select Base Address Register Signal Programming	6-1
8-1. PCI Configuration Registers	8-1
8-2. Local Configuration Registers	8-2
9-1. Pin Type Abbreviations	9-1
9-2. Input Pin Pull-Up and Pull-Down Resistor Recommendation Summary	9-1
9-3. Output Pin Pull-Up and Pull-Down Resistor Recommendation Summary	9-2
9-4. I/O Pin Pull-Up and Pull-Down Resistor Recommendation Summary	9-2
9-5. Power, Ground, and Unused Pins	9-4
9-6. Serial EEPROM Interface Pins	9-4
9-7. PCI System Bus Interface Pins	9-5
9-8. Local Bus Support Pins	9-6
9-9. Mode-Independent Local Bus Data Transfer Pins	9-9
9-10. Mode-Dependent Local Bus Data Transfer Pins	9-10
9-11. ISA Local Bus Data Transfer Pins (Non-Multiplexed Mode)	9-12

#### **Tables**

10-1.	Absolute Maximum Ratings	10-1
10-2.	Operating Ranges	10-1
10-3.	Capacitance (Sample Tested Only)	10-1
10-4.	Package Thermal Resistance	10-1
10-5.	Electrical Characteristics over Operating Range	10-2
10-6.	Clock Frequencies	10-2
10-7.	AC Flectrical Characteristics (Local Outputs) Measured over Operating Range	10-3

### **REGISTERS**

8-1. (PCIIDR; 00h) PCI Configuration ID	8-3
8-2. (PCICR; 04h) PCI Command	8-3
8-3. (PCISR; 06h) PCI Status	8-4
8-4. (PCIREV; 08h) PCI Revision ID	8-4
8-5. (PCICCR; 09-0Bh) PCI Class Code	8-4
8-6. (PCICLSR; 0Ch) PCI Cache Line Size	8-5
8-7. (PCILTR; 0Dh) PCI Bus Latency Timer	8-5
8-8. (PCIHTR; 0Eh) PCI Header Type	8-5
8-9. (PCIBISTR; 0Fh) PCI Built-In Self Test (BIST)	8-5
8-10. (PCIBAR0; 10h) PCI Base Address 0 for Memory Accesses to Local Configuration Registers	8-6
8-11. (PCIBAR1; 14h) PCI Base Address 1 for I/O Accesses to Local Configuration Registers	8-6
8-12. (PCIBAR2; 18h) PCI Base Address 2 for Accesses to Local Address Space 0	8-7
8-13. (PCIBAR3; 1Ch) PCI Base Address 3 for Accesses to Local Address Space 1	8-7
8-14. (PCIBAR4; 20h) PCI Base Address 4 for Accesses to Local Address Space 2	8-8
8-15. (PCIBAR5; 24h) PCI Base Address 5 for Accesses to Local Address Space 3	8-8
8-16. (PCICIS; 28h) PCI Cardbus Information Structure Pointer	8-9
8-17. (PCISVID; 2Ch) PCI Subsystem Vendor ID	8-9
8-18. (PCISID; 2Eh) PCI Subsystem ID	8-9
8-19. (PCIERBAR; 30h) PCI Expansion ROM Base Address	8-9
8-20. (PCIILR; 3Ch) PCI Interrupt Line	8-10
8-21. (PCIIPR; 3Dh) PCI Interrupt Pin	8-10
8-22. (PCIMGR; 3Eh) PCI Minimum Grant	8-10
8-23. (PCIMLR; 3Fh) PCI Maximum Latency	8-10
8-24. (LAS0RR; 00h) Local Address Space 0 Range	8-11
8-25. (LAS1RR; 04h) Local Address Space 1 Range	8-12
8-26. (LAS2RR; 08h) Local Address Space 2 Range	8-13
8-27. (LAS3RR; 0Ch) Local Address Space 3 Range	8-14
8-28. (EROMRR; 10h) Expansion ROM Range	8-14
8-29. (LAS0BA; 14h) Local Address Space 0 Local Base Address (Remap)	8-15
8-30. (LAS1BA; 18h) Local Address Space 1 Local Base Address (Remap)	8-15
8-31. (LAS2BA; 1Ch) Local Address Space 2 Local Base Address (Remap)	8-16
8-32. (LAS3BA; 20h) Local Address Space 3 Local Base Address (Remap)	8-16
8-33. (EROMBA; 24h) Expansion ROM Local Base Address (Remap)	8-16
8-34. (LAS0BRD; 28h) Local Address Space 0 Bus Region Descriptors	8-17
8-35. (LAS1BRD; 2Ch) Local Address Space 1 Bus Region Descriptors	8-18
8-36. (LAS2BRD; 30h) Local Address Space 2 Bus Region Descriptors	8-19
8-37. (LAS3BRD; 34h) Local Address Space 3 Bus Region Descriptors	8-20
8-38. (EROMBRD; 38h) Expansion ROM Bus Region Descriptors	8-21
8-39. (CS0BASE; 3Ch) Chip Select 0 Base Address	8-22
8-40. (CS1BASE; 40h) Chip Select 1 Base Address	8-22
8-41. (CS2BASE; 44h) Chip Select 2 Base Address	8-23
8-42. (CS3BASE; 48h) Chip Select 3 Base Address	8-23
8-43. (INTCSR; 4Ch) Interrupt Control/Status	8-24
8-44. (CNTRL; 50h) User I/O, Direct Slave Response, Serial EEPROM,	
and Initialization Control	8-25

THIS PAGE INTENTIONALLY LEFT BLANK.

### **TIMING DIAGRAMS**

2-1.	PCI 9052 Local Bus Arbitration	.2-12
3-1.	Initialization from Serial EEPROM	3-6
3-2.	PCI RST# Asserting Local Output LRESET#	3-6
4-1.	PCI 9052 Local Bus Arbitration	4-8
4-2.	PCI RST# Asserting Local Output LRESET#	4-9
4-3.	Initialization from Serial EEPROM	4-9
4-4.	PCI Configuration Write to PCI Configuration Register	. 4-10
4-5.	PCI Configuration Read from PCI Configuration Register	. 4-10
4-6.	PCI Memory Write to Local Configuration Register	. 4-11
4-7.	PCI Memory Read from Local Configuration Register	. 4-11
4-8.	Local Level-Triggered LINTi/LINTi2 Asserting PCI Output INTA#	. 4-12
4-9.	Local Edge-Triggered Interrupt Asserting PCI Interrupt	. 4-13
4-10.	USER[3:0] as Inputs	. 4-14
4-11.	USER[3:0] as Outputs	. 4-15
4-12.	Chip Select [3:0]#	. 4-16
4-13.	Non-Multiplexed Mode, Direct Slave Single Write without Wait States (32-Bit Local Bus)	. 4-17
4-14.	Non-Multiplexed Mode, Direct Slave Single Read without Wait States (32-Bit Local Bus)	. 4-18
4-15.	Non-Multiplexed Mode, Direct Slave Single Read with External (LRDYi#) Wait States (32-Bit Local Bus)	. 4-19
4-16.	Non-Multiplexed Mode, Direct Slave Non-Burst Write with Wait States (32-Bit Local Bus)	. 4-20
4-17.	Non-Multiplexed Mode, Direct Slave Non-Burst Write (8-Bit Local Bus)	. 4-21
4-18.	Non-Multiplexed Mode, Direct Slave Non-Burst Read (32-Bit Local Bus)	. 4-22
4-19.	Non-Multiplexed Mode, Direct Slave Non-Burst Read with Unaligned PCI Address (16-Bit Local Bus)	. 4-23
4-20.	Non-Multiplexed Mode, Direct Slave Non-Burst Read with Prefetch (16-Bit Local Bus)	. 4-24
4-21.	Non-Multiplexed Mode, Direct Slave Non-Burst Read with Continuous Prefetch (8-Bit Local Bus)	. 4-25
4-22.	Non-Multiplexed Mode, Direct Slave Burst Write with Delayed Local Bus (32-Bit Local Bus)	. 4-26
4-23.	Non-Multiplexed Mode, Direct Slave Burst Write with Wait States (16-Bit Local Bus)	. 4-27
4-24.	Non-Multiplexed Mode, Direct Slave Burst Write with BTERM# Disabled and Wait States (32-Bit Local Bus) .	. 4-28
4-25.	Non-Multiplexed Mode, Direct Slave Burst Write with BTERM# Enabled (32-Bit Local Bus)	. 4-29
4-26.	Non-Multiplexed Mode, Direct Slave Burst Write with BTERM# Enabled (8-Bit Local Bus)	. 4-30
4-27.	Non-Multiplexed Mode, Direct Slave Burst Read with Prefetch of Four Lwords (32-Bit Local Bus)	. 4-31
4-28.	Non-Multiplexed Mode, Direct Slave Burst Read with Prefetch of Eight Lwords (16-Bit Local Bus)	. 4-32
4-29.	Non-Multiplexed Mode, Direct Slave Burst Read with Prefetch of Four Lwords (8-Bit Local Bus)	. 4-33
4-30.	Non-Multiplexed Mode, Direct Slave Read with Direct Slave Read Ahead Mode Enabled (CNTRL[16]=1)	. 4-34
4-31.	Non-Multiplexed Mode, Direct Slave Burst Write with PCI Write Release Bus Mode Enabled (CNTRL[18]=1) .	. 4-35
4-32.	Non-Multiplexed Mode, Direct Slave Burst Read with PCI Write Release Bus Mode Disabled (PCI Write Hold	
	Mode Enabled), PCI Read No Write Mode and PCI Read No Flush Mode (Direct Slave Read Ahead Mode) Enabled (ONTED Mod	
4.00	PCI Read with Write Flush Mode Disabled, and PCI r2.1 Features Enabled (CNTRL[18:14]=01101b)	
	Multiplexed Mode, Direct Slave Single Write, Local Bus Big Endian (32-Bit)	
	Multiplexed Mode, Direct Slave Single Read, Local Bus Big Endian (32-Bit)	
	Multiplexed Mode, Direct Slave Burst Write, Local Bus Big Endian (32-Bit)	
	Multiplexed Mode, Direct Slave Burst Write, Local Bus Big Endian (16-Bit)	
	Multiplexed Mode, Direct Slave Burst Read, Local Bus Big Endian (32-Bit)	
4-38.	Multiplexed Mode, Direct Slave Burst Read, Local Bus Big Endian (16-Bit)	. 4-42

#### **Timing Diagrams**

5-1. 8-Bit Memory Read/Write Standard ISA Cycle (6 LCLK Shown)	5-8
5-2. 8-Bit Memory Read/Write Extended ISA Cycle (7 LCLK Shown)	5-8
5-3. 8-Bit Memory Read/Write Compressed ISA Cycle (3 LCLK Shown)	5-9
5-4. 8-Bit I/O Read/Write Standard ISA Cycle (6 LCLK Shown)	5-10
5-5. 8-Bit I/O Read/Write Extended ISA Cycle (7 LCLK Shown)	5-10
5-6. 8-Bit I/O Read/Write Compressed ISA Cycle (3 LCLK Shown)	5-11
5-7. 16-Bit Memory Read/Write Standard ISA Cycle (3 LCLK Shown)	5-12
5-8. 16-Bit Memory Read/Write Extended ISA Cycle (4 LCLK Shown)	5-12
5-9. 16-Bit Memory Read/Write Compressed ISA Cycle (2 LCLK Shown)	5-13
5-10. 16-Bit I/O Read/Write Standard ISA Cycle (3 LCLK Shown)	5-14
5-11. 16-Bit I/O Read/Write Extended ISA Cycle (4 LCLK Shown)	5-14
6-1. Chip Select [3:0]#	6-3
7-1. Local Level-Triggered LINTi/LINTi2 Asserting PCI Output INTA#	
7-2. Local Edge-Triggered Interrupt Asserting PCI Interrupt	
7-3. USER[3:0] as Inputs	
7-4. USER[3:0] as Outputs	

#### **PREFACE**

The information contained in this document is subject to change without notice. Although an effort has been made to keep the information accurate, there may be misleading or even incorrect statements made herein.

#### SUPPLEMENTAL DOCUMENTATION

The following is a list of additional documentation to provide the reader with further information:

• PLX Technology, Inc.

870 W Maude Avenue, Sunnyvale, CA 94085 USA

Tel: 800 759-3735 (domestic only) or 408 774-9060, Fax: 408 774-2169, www.plxtech.com

The <u>PLX PCI 9052 Toolbox</u> includes this data book, as well as other PCI 9052 documentation, including the Errata.

 PCI Special Interest Group (PCI-SIG) 3855 SW 153rd Drive, Beaverton, OR 97006 USA

Tel: 503 619-0569, Fax: 503 644-6708, <u>www.pcisig.com</u>

- PCI Local Bus Specification, Revision 2.1
- PCI Local Bus Specification, Revision 2.2
- PCI Local Bus Specification, Revision 2.3
- PCI Hot-Plug Specification, Revision 1.0

Note: In this data book, shortened titles are given to the works listed above. The following table lists these abbreviations.

#### **Supplemental Documentation Abbreviations**

Abbreviation	Document
PCI r2.1	PCI Local Bus Specification, Revision 2.1
PCI r2.2	PCI Local Bus Specification, Revision 2.2
PCI r2.3	PCI Local Bus Specification, Revision 2.3
Hot-Plug r1.0	PCI Hot-Plug Specification, Revision 1.0

#### **TERMS AND DEFINITIONS**

For other unfamiliar terms, refer to the index for text references.

• **Direct Slave** – External PCI Bus Master initiates Data write/read to/from the Non-Multiplexed or Multiplexed mode Local Bus.

#### **Data Assignment Conventions**

Data Width	PCI 9052 Convention
1 byte (8 bits)	Byte
2 bytes (16 bits)	Word
4 bytes (32 bits)	Lword

#### **REVISION HISTORY**

Date	Revision	Comments	
8/16/1997	1.0	Initial release	
12/02/1999	1.01	Applied minor format changes and corrected minor typographical errors.  Changed title from "Data Sheet" to "Data Book."  Added 800 telephone number.  Changed copyright date to 1999.  Added primary title page, disclaimer and trademarks, part number, and list of Figures,  Tables, and Timing Diagrams.  Changed "negate" to "de-assert."  Added note to appropriate figures that represent a bus cycle.  Changed "field" to "bit" in register-related tables.  Table 5-15, PCIBAR3[3], corrected reference to LAS1BRD.  Section 7, resequenced content, added section headings, and correctly mapped the input and output waveforms with their respective captions.  Timing Diagram 9-24, corrected reference to Lword quantity.	
2/09/2000	1.02	Corrected timing diagrams on pages 69-74 (last signal name was cut off from view).	
10/11/2001	2.0	Initial version 2.0 release.  Expanded descriptions of operation, registers, and signals. Added pull-up/pull-down resistor recommendations to the Pin Summary section. Renamed CNTRL[14] register bit from "PCI Read Mode" to "PCI r2.1 Features Enable," and added explanation of functionality into Section 4.2.1.2 (this bit must be programmed in serial EEPROM to a value of 1, rather than the default 0 to enable PCI r2.1 protocol enhancements beyond PCI r2.0 operation).	
12/8/2008	2.1	Production update. Miscellaneous updates, including the following:  • Applied miscellaneous corrections, changes, and enhancements throughout data book.  • Incorporated all items from the <i>PCI 9052 Data Book Addendum, Revision 1.0.</i> • Updated Section 5.4.  • Replaced contents of Table 10-4, "Package Thermal Resistance," with new data.  • Omitted Index (from end of document).	



### **PCI 9052**

December, 2008 Version 2.1 PCI Bus Target Chip with Glueless ISA Interface Logic for Low-Cost Adapters

#### 1 INTRODUCTION

### 1.1 COMPANY AND PRODUCT BACKGROUND

PLX Technology, Inc., is the leading supplier of high-speed, interconnect silicon and software solutions for the networking and communications industry. These include high-speed silicon, reference design tools that minimize design risk, and software for managing data throughout the PCI Bus, as well as third-party development tool support through the PLX Partner Program, further extending our complete solution.

The PLX solution enables hardware designers and software developers to maximize system input/output (I/O), lower development costs, minimize system design risk, and accelerate time to market.

PLX PCI I/O Accelerator chips and I/O Processor devices are designed in a wide variety of embedded PCI communication systems, including switches, routers, media gateways, base stations, access multiplexors, and remote access concentrators. PLX customers include many of the leading communications equipment companies, including 3Com, Cisco Systems, Compaq Computer, Ericsson, Hewlett-Packard, Intel, IBM, Lucent Technologies, Marconi, Nortel Networks, and Siemens.

Founded in 1986, PLX has developed products based on the PCI industry standard since 1994.

PLX is publicly-traded (NASDAQ: PLXT) and headquartered in Sunnyvale, California, USA, with operations in the United Kingdom, Japan, and China.

#### 1.2 GENERAL DESCRIPTION

The PCI 9052 provides a compact high performance PCI Bus Slave interface for adapter boards. The PCI 9052 is designed to connect a wide variety of Local Bus designs to the PCI Bus and allow relatively slow Local Bus designs to achieve 132 MB/s Burst transfers on the PCI Bus.

The PCI 9052 can be programmed to connect directly to the Non-Multiplexed or Multiplexed mode 8-, 16-, or 32-bit Local Bus. The 8-and 16-bit modes allow easy conversion of ISA designs to PCI. (Refer to Figure 1-1 on page 1-3.)

The PCI 9052 contains Read and Write FIFOs to speed match the 32-bit wide, 33 MHz PCI Bus to a Local Bus, which may be narrower or slower. Up to five Local Address spaces and four Chip Select outputs are supported.

#### 1.3 PCI 9052 MAJOR FEATURES

**PCI** Local Bus Specification, Revision 2.1-Compliant. The PCI 9052 is compliant with PCI r2.1, supporting low cost slave adapters. This allows simple conversion of ISA adapters to PCI.

Direct Slave (Target) Data Transfer Mode. The PCI 9052 supports Burst Memory-Mapped and single I/O-mapped accesses from the PCI-to-Local Bus. Read and Write FIFOs enable high-performance bursting on the Local and PCI Buses. The PCI Bus is always bursting; however, the Local Bus can be set to bursting or continuous single cycle.

**ISA Interface Mode Logic on Board.** The PCI 9052 supports single cycle reads/writes for 8- and 16-bit Memory and I/O accesses from the PCI Bus to the ISA Interface. Refer to Section 5, "ISA Interface Mode" to learn how to use the PCI 9052 in ISA Interface mode.

**Interrupt Generator.** The PCI 9052 can generate a PCI interrupt from two Local Bus interrupt inputs, or by software writing to an internal register bit.

Clock. The PCI 9052 Local Bus interface runs from a local TTL-compatible clock and generates the necessary internal clocks. This clock runs asynchronously to the PCI clock, allowing the Local Bus to run at an independent rate from the PCI clock. The buffered PCI Bus clock (BCLKO) may be connected to the Local Bus clock (LCLK) through a  $50\Omega$  series resistor.

**Programmable Local Bus Configurations.** The PCI 9052 supports 8-, 16-, or 32-bit Local Buses, which may be Non-Multiplexed or Multiplexed mode.

In Non-Multiplexed mode, the PCI 9052 has four Local Byte Enables (LBE[3:0]#), 26 address lines (LA[27:2]), and 32, 16, or 8 data lines (LAD[31:0]).

In Multiplexed mode, the PCI 9052 has four Local Byte Enables (LBE[3:0]#), and 28 address lines (LAD[27:0]), multiplexed with 32, 16, or 8 data lines (LAD[31:0]).

**Direct Slave Read Ahead Mode.** The PCI PCI 9052 supports Direct Slave Read Ahead mode, where prefetched data can be read from the PCI 9052 internal FIFO instead of the Local Bus. The address must be subsequent to the previous address and be 32-bit aligned (next address = current address + 4).

**Bus Drivers.** All control, address, and data signals generated by the PCI 9052 directly drive the PCI and Local Buses, without external drivers.

**Serial EEPROM Interface.** The PCI 9052 contains a three-wire serial EEPROM interface that provides the option of loading configuration information from a serial EEPROM device. This is useful for loading information unique to a particular adapter (*such as* Vendor ID and chip selects).

**Note:** A serial EEPROM is required when ISA Interface mode is selected.

**Four Local Chip Selects.** The PCI 9052 provides up to four local chip selects. The base address and range of each chip select are independently programmable from the serial EEPROM or Host.

**Five Local Address Spaces.** The base address and range of each local address space are independently programmable from the serial EEPROM or Host.

**Big/Little Endian Byte Swapping.** The PCI 9052 supports Big and Little Endian byte ordering. The PCI 9052 also supports Big Endian Byte Lane mode to redirect the current word or byte lane during 16- or 8-bit Local Bus operation.

**Local Bus Wait States.** In addition to the LRDYi# (local ready input) handshake signal for variable wait state generation, the PCI 9052 has an internal wait state generator (Read and Write address-to-data, data-to-data, and data-to-address).

Read/Write Strobe Delay and Write Cycle Hold. Read and Write strobe (RD# and WR#, respectively) timings can be programmed independently for each Local Address Space. RD# and WR# strobe assertion at the beginning the cycle can be optionally delayed during address-to-data wait states. The Write Cycle Hold option extends data valid time for additional clock cycles beyond WR# strobe de-assertion.

**Programmable Prefetch Counter.** The Local Bus Prefetch Counter can be programmed to 0 (no prefetch), 4, 8, 16, or Continuous (Prefetch Counter turned off) Prefetch mode. The prefetched data can be used as cached data if a consecutive address is used (must be Lword-aligned).

**Direct Slave Delayed Read Mode.** The PCI 9052 supports *PCI r2.1* Delayed Read with:

- PCI Read with Write Flush mode
- · PCI Read No Flush mode
- · PCI Read No Write mode
- PCI Write Release Bus mode

PCI Read/Write Retry Delay Timer. The PCI 9052 has a programmable Direct Slave (PCI Target) Retry Delay timer, which, when expired, generates a Retry to the PCI Bus.

**PCI LOCK Mechanism.** The PCI 9052 supports Direct Slave LOCK sequences. A PCI Master can obtain exclusive access to the PCI 9052 device by locking to the PCI 9052.

PCI Bus Transfers up to 132 MB/s.

Low-Power CMOS in 160-pin Plastic QFP Package (PQFP).




Figure 1-1. PCI 9052 Block Diagram

### 1.4 PCI 9052 AND PCI 9050 COMPATIBILITY

The PCI 9052 is pin- and register-compatible with the PCI 9050. It uses the same PCI Device ID value of 9050h used by the PCI 9050. Software can distinguish the PCI 9052 from the PCI 9050 by using the PCI Revision ID register (PCIREV) value, which is 02h in the PCI 9052 and 01h in the PCI 9050.

The following provides design migration compatibility information from the PCI 9050 to the PCI 9052.

#### 1.4.1 PCI 9052 New Features

The PCI 9052 provides these additional features over the PCI 9050:

- ISA interface, configured with new INTCSR[12] register bit
- Positive edge-triggered latched Local interrupt inputs, configured and controlled with new INTCSR[11:8] register bits
- Manufactured using 0.5 micron process, while the PCI 9050 uses 0.6 micron

#### 1.4.2 Errata

### 1.4.2.1 PCI 9050 Issues Resolved in PCI 9052

The following outlines the PCI 9050 issues resolved in the PCI 9052.

 PCI 9050 Errata #1 (Reads from Local Configuration Registers)

PCI 9052 Resolution – No restriction on reading Local Configuration registers.

 PCI 9050 Errata #2 (Expansion ROM Space Enable)

PCI 9052 Resolution – EROMRR[0] Decode Enable bit addition, allows the PCI 9052 to use Expansion ROM without BIOS modification, as needed for the PCI 9050.

PCI 9050 Errata #5
 (Read Ahead Mode with Burst Enabled)

PCI 9052 Resolution – Read Ahead mode and Local burst can be enabled concurrently, rather than being mutually exclusive, as in PCI 9050.

 PCI 9050 Design Notes #1 (RD# Read Strobe Always Driven)

PCI 9052 Resolution – RD# is not driven when the PCI 9052 does not own the Local Bus.

 PCI 9050 Design Notes #2 [Retry Delay Clock (CNTRL[22:19]) Value]

PCI 9052 Resolution – No programmed serial EEPROM required, as needed for the PCI 9050.

### 1.4.2.2 PCI 9052 Issues Not Present in PCI 9050

PCI 9052 issues that are not present in the PCI 9050 are as follows:

- PCI 9052 Errata #3 (Microsoft Windows 98 write to Subsystem Vendor ID register disables PCI 9052 PCI interrupt)
- PCI 9052 Design Notes #7 [approximately 50Ω series resistor required, if BCLKO (buffered PCI clock) drives LCLK]
- PCI 9052 Design Notes #8 (during PCI reset, LAD[31:0] data pins are driven to random power-up states)

#### 1.4.3 Signaling

#### 1.4.3.1 PCI Bus

The PCI 9052 PCI pins provide stronger drive current than the PCI 9050.

#### 1.4.3.2 Local Bus

- PCI 9052 ALE output pulse width is dependent upon Local clock frequency, while the PCI 9050 ALE pulse width is frequency-independent.
- PCI 9052 drives Local Bus control signals when it owns the Local Bus and is idle, while the PCI 9050 does not. Impact – the PCI 9052 designs use fewer external pull-up/pull-down resistors than the PCI 9050.

### 1.4.3.3 Pull-Up and Pull-Down Resistor Recommendations

Table 1-1 through Table 1-3 detail pin pull-up/pull-down resistor recommendations for the PCI 9052 and PCI 9050.

Table 1-1. Resistor Recommendations for PCI 9052 and PCI 9050 Input Pins

Pin	Signal	PCI 9052	PCI 9050
129	BTERM#	Internal 80K $\Omega$ pull-up; if used, add external pull-up	Internal 100K $\Omega$ pull-up; if used, add external pull-up
45	CHRDY/NC	None internal, pull or tie high	No Connect
143	EEDO	Pull-up required, if no EEPROM or blank serial EEPROM is present	Internal 100K $\Omega$ pull-up
135	LCLK	$50\Omega$ series resistor from BCLKO	None
134	LHOLD	None internal, drive or tie low	Internal 50KΩ pull-down
136, 137	LINTi[2:1]	None internal, pull to inactive state	Internal 100K $\Omega$ pull-up
128	LRDYi#	Internal 80K $\Omega$ pull-up; if used, add external pull-up	Internal 100K $\Omega$ pull-up; if used, add external pull-up
68	MODE	None internal, tie high or low	Internal 100KΩ pull-up
67	NOWS#/NC	Internal 80KΩ pull-up	No Connect
99	TEST	Internal 50K $\Omega$ pull-down	Internal 50K $\Omega$ pull-down

Table 1-2. Resistor Recommendations for PCI 9052 and PCI 9050 Output Pins

Pin	Signal	PCI 9052	PCI 9050
123	ADS#	None needed if always Local Master	If used, pull-up recommended
64	ALE/BALE	None needed if always Local Master	If used, pull-down recommended
63	BCLKO	$50\Omega$ series resistor to LCLK	None (always driven)
124	BLAST#	None needed if always Local Master	If used, pull-up recommended
131, 130	CS[1:0]#/ MEMWR#/MEMRD#	None (always driven)	None (always driven)
142	EECS	None (always driven)	None (always driven)
145	EEDI	None (always driven)	None (always driven)
144	EESK	None (always driven)	None (always driven)
122, 119-105, 102-100, 98-92	LA[27:2]	None needed if always Local Master	If used, pull-ups recommended
46-49	LBE[3:0]#/ SBHE#/ISAA[1:0]	None needed if always Local Master	If used, pull-ups recommended
133	LHOLDA	None (always driven)	None (always driven)
132	LRESET#/ LRESET	None (always driven)	None (always driven)
127	LW/R#	None needed if always Local Master	If used, pull-up recommended
126	RD#	None needed if always Local Master	None (always driven)
125	WR#	None needed if always Local Master	If used, pull-up recommended

Table 1-3. Resistor Recommendations for PCI 9052 and PCI 9050 I/O Pins

Pin	Signal	PCI 9052	PCI 9050
52-62, 69-79, 82-91	LAD[31:0]	Pull-downs recommended for unused	Pull-downs recommended for unused
138	USER0/ WAITO#/ IORD#	If USER0 input, pull to known state If WAITO#, pull-up if not sole Master If IORD#, pull-up if not sole Master	If USER0 input, pull to known state If USER0 output, none needed If WAITO# is used, pull-up recommended
139	USER1/ LLOCKo#/ IOWR#	If USER1 input, pull to known state If LLOCKo#, pull-up if not sole Master If IOWR#, pull-up if not sole Master	If USER1 input, pull to known state If USER1 output, none needed If LLOCKo# is used, pull-up recommended
140	USER2/CS2#	If USER2 input, pull to known state If CS2#, none (always driven)	If USER2 input, pull to known state If CS2#, none (always driven)
141	USER3/CS3#	If USER3 input, pull to known state If CS3#, none (always driven)	If USER3 input, pull to known state If CS3#, none (always driven)

#### 1.5 PCI 9052 COMPARISON WITH OTHER PLX CHIPS

Table 1-4. PCI 9030, PCI 9050, and PCI 9052 Comparison

Feature	PCI 9030	PCI 9050	PCI 9052
Pin Count and Type	176 PQFP/180 μBGA	160 PQFP	160 PQFP
Package Size	27 x 27 mm	31 x 31 mm	31 x 31 mm
Local Address Spaces	5	5	5
PCI Initiator Mode	No	No	No
Number of FIFOs	2	2	2
FIFO Depth – PCI Target Write	32 Lwords (128 bytes)	16 Lwords (64 bytes)	16 Lwords (64 bytes)
FIFO Depth – PCI Target Read	16 Lwords (64 bytes)	8 Lwords (32 bytes)	8 Lwords (32 bytes)
LLOCKo# Pin for Lock Cycles	Yes	Yes	Yes
WAITO# Pin for Wait State Generation	Yes	Yes	Yes
BCLKO (BCLKo) Pin; Buffered PCI Clock	Yes	Yes	Yes
ISA Interface	No	No	Yes
Register Addresses	Identical to the PCI 9050 and PCI 9052, but contains additional registers for increased functionality	-	-
Big Endian ⇔ Little Endian Conversion	Yes	Yes	Yes
Direct Slave Delayed Read Transactions	Yes	Yes	Yes
Direct Slave Delayed Write Transactions	Yes	No	No
PCI Bus Power Management Interface r1.1	Yes	No	No
PCI r2.2 VPD Support	Yes	No	No
Programmable Prefetch Counter	Yes	Yes	Yes
Programmable Wait States	Yes	Yes	Yes
Programmable Local Bus READY# Timeout	Yes	No	No
Programmable GPIOs	9	4	4
Additional Device and Vendor ID Registers	Yes	Yes	Yes
Core and Local Bus V <sub>CC</sub>	3.3V	5V	5V
PCI Bus V <sub>CC</sub>	3.3V	5V	5V
3.3V PCI Bus and Local Bus Signaling	Yes	No	No
5V Tolerant PCI Bus and Local Bus Signaling	Yes	Yes	Yes
Serial EEPROM Support	2K-, 4K-bit devices	1K-bit devices	1K-bit devices
Serial EEPROM Read Control	Reads allowed via VPD function and Serial EEPROM Control Register (CNTRL)	Reads allowed via Serial EEPROM Control register (CNTRL)	Reads allowed via Serial EEPROM Control register (CNTRL)
Direct Slave Read Ahead Mode	Yes	Yes	Yes
	Ready	Capable	Capable

THIS PAGE INTENTIONALLY LEFT BLANK.

#### 2 BUS OPERATION

This section discusses PCI and Local Bus operation.

#### 2.1 PCI BUS

#### 2.1.1 PCI Bus Interface and Bus Cycles

The PCI 9052 is compliant with *PCI r2.1*. Refer to it for specific PCI Bus functions as a Direct Slave Interface chip.

### 2.1.1.1 PCI Target (Direct Slave) Command Codes

As a Target, the PCI 9052 allows access to the PCI 9052 internal registers and the Local Bus, using the commands listed in Table 2-1.

All Read or Write accesses to the PCI 9052 can be Byte, Word, or Lword (32-bit data). All Memory commands are aliased to basic Memory commands. All PCI 9052 I/O accesses are decoded to an Lword boundary.

**Note:** If no PCI Byte Enables (C/BE[3:0]#) are asserted with an I/O Command access, the PCI 9052 issues a Target Abort.

**Table 2-1. Direct Slave Command Codes** 

Command Type	Code (C/BE[3:0]#)
I/O Read	0010b (2h)
I/O Write	0011b (3h)
Memory Read	0110b (6h)
Memory Write	0111b (7h)
Configuration Read	1010b (Ah)
Configuration Write	1011b (Bh)
Memory Read Multiple	1100b (Ch)
Memory Read Line	1110b (Eh)
Memory Write and Invalidate	1111b (Fh)

#### 2.1.1.2 Wait States – PCI Bus

The PCI Bus Master throttles IRDY# and the PCI Bus Slave throttles TRDY# to insert PCI Bus wait state(s).

#### 2.1.1.3 PCI Bus Little Endian Mode

The PCI Bus is a Little Endian Bus (that is, the address is invariant and data is Lword-aligned to the lowermost byte lane).

Table 2-2. PCI Bus Little Endian Byte Lanes

Byte Number	Byte Lane
0	AD[7:0]
1	AD[15:8]
2	AD[23:16]
3	AD[31:24]

# 2.1.1.4 PCI Prefetchable Memory Mapping

PCI Memory Address spaces assigned to the PCI 9052 for its Local Address spaces can be mapped as either prefetchable or non-prefetchable memory within the system. Configuration software (PCI BIOS) checks the PCI 9052 PCI Configuration register Prefetchable bit(s) (PCIBARx[3], where x is the number of the PCIBAR register) to determine whether the Target memory is prefetchable. This value of this bit(s) is set according to Local Configuration register settings (as configured by serial EEPROM values) at boot time.

When set to 1, the Prefetchable bit(s) signals that the Memory space can operate under a prefetching protocol, for improved performance. If a PCI Master initiates a read to a location that is mapped in the prefetchable address range, a Host-to-PCI or PCI-to-PCI bridge is permitted to extend the Read Transaction burst length in anticipation of the Master consuming the additional data. The Prefetchable bit(s) should normally be set if all the following conditions are met:

- Multiple Memory reads of an Lword result in the same data
- If Read data is discarded by the PCI Master, no negative side effects occur
- · Address space is not mapped as I/O
- Local Target must be able to operate with byte merging

Byte merging is an optional function of a Host-to-PCI or PCI-to-PCI bridge in which bytes or combinations of bytes written in any order by multiple individual Memory Write cycles to one Lword address can be merged within the bridge's Posted Memory Write buffer into a single Lword Write cycle. Byte merging is possible when any of the bytes to be merged are written only once, and the Prefetchable bit(s) is set to 1 (PCIBARx[3]=1).

The Prefetchable bit(s) setting has no effect on prefetching initiated by the PCI 9052. PCI 9052 prefetching is disabled, by default, in the Local Configuration registers, and should be enabled to support highest performance with Direct Slave Burst reads and Direct Slave Read Ahead mode. (Refer to Section 4.2.1.3.)

# 2.1.1.5 PCI Target (Direct Slave) Accesses to an 8- or 16-Bit Local Bus Device

Direct PCI access to an 8- or 16-bit Local Bus device results in the PCI Bus Lword being broken into multiple Local Bus transfers. For each 8-bit transfer, byte enables are encoded to provide Local Address bits LA1 and LA0. For each 16-bit transfer, byte enables are encoded to provide BLE#, BHE#, and LA1.

Do not use direct PCI access to an 8-bit bus with nonadjacent byte enables in a PCI Lword.

Nonadjacent byte enables cause an incorrect LA1 and LA0 address sequence when bursting to memory. Therefore, for each Lword written to an 8-bit bus, the PCI 9052 does not write data after the first gap. Direct PCI accesses to an 8-bit bus with nonadjacent byte enables are not terminated with a Target Abort. Therefore, for nonadjacent bytes (illegal byte enables), the PCI Master must perform single cycles.

#### 2.2 LOCAL BUS

#### 2.2.1 Introduction

The Local Bus provides a data path between the PCI Bus and non-PCI devices, including memory devices and peripherals. The Local Bus is a 32-bit Non-Multiplexed or Multiplexed mode bus, with Bus Memory regions that can be programmed for 8-, 16-, or 32-bit widths.

The PCI 9052 is the Local Bus Master. The PCI 9052 can transfer data between the Local Bus, internal registers and FIFOs. Burst lengths are not limited. The bus width depends upon the Local Address Space register setting. There are four address spaces and one default space (the Expansion ROM that can be used as another address space). Each space contains a set of Configuration registers that determine all Local Bus characteristics when that space is accessed.




Figure 2-1. Local Bus Block Diagram

#### 2.2.1.1 Transactions

Four types of transactions can occur on a Local Bus:

- Read
- Write
- Read Burst
- Write Burst

A Bus access is a transaction which is bounded by the assertion of ADS# at the beginning and de-assertion of BLAST# at the end. A Bus access consists of an Address cycle followed by one or more Data transfers. During each Clock cycle of an access, the Local Bus is in one of four basic states defined in Section 2.2.1.2. A Clock cycle consists of one Local Bus clock period.

#### 2.2.1.2 Basic Bus States

The four basic bus states are *idle*, *address*, *data/wait*, and *recovery*. Once the Local Bus Master owns the Bus and needs to start a Bus access, the address state is entered, ADS# or ALE is asserted, and a valid address is presented on the Address/Data Bus. Data is then transferred while in a data/wait state. LRDYi# or the internal wait state generator is used to insert wait states. BLAST# is asserted during the last data/wait state to signify the last transfer of the access. In Multiplexed mode only, after all data is transferred, the Bus enters the recovery state to allow the Bus devices to recover. The Bus then enters the idle state and waits for another access.

## 2.2.2 Local Bus Signals Used in Timing Diagrams

The key Local Bus control signals listed in most timing diagram examples are as follows:

- ADS# or ALE indicates the start of an access
- LRDYi#, WAITO#, and BTERM# are used to insert wait states and terminate Burst cycles during Data transfers
- LW/R# indicates the Data transfer direction
- BLAST# and BTERM# indicate the end of an access

The key data signals are:

- · LA Address Bus
- · LAD Address, Data Bus
- LBE[3:0]# Local Byte Enables, indicating valid byte lanes

#### 2.2.3 Local Bus Signals

Signal usage varies upon application. There are four groups of Local Bus signals:

- Clock
- Address/Data
- Control/Status
- Arbitration

#### 2.2.3.1 Clock

LCLK, the Local Bus clock, operates at frequencies up to 40 MHz, and is asynchronous to the PCI Bus clock. Most Local Bus signals are driven and sampled on the rising edge of LCLK. Setup and hold times, with respect to LCLK, must be observed. (Refer to Section 10.2, "Local Inputs," on page 10-2 for setup and hold timing requirements.)

#### 2.2.3.2 Address/Data

#### 2.2.3.2.1 LA[27:2]

LA[27:2] contains the transfer word address.

#### 2.2.3.2.2 LAD[31:0]

In Non-Multiplexed mode, the LAD[31:0] Bus is a 32-bit Non-Multiplexed Data Bus. During Data phases, LAD[31:0], LAD[15:0], or LAD[7:0] contain transfer data for a 32-, 16-, or 8-bit bus, respectively. If the bus is 8 or 16 bits wide, data supplied by the PCI 9052 is replicated across the entire 32-bit wide bus.

In Multiplexed mode, the LAD[31:0] Bus is a 32-bit Multiplexed Address/Data Bus. During an Address phase, LAD[27:0] contains the transfer word address. LAD[1:0] have the same address value as LBE[1:0]#, for use with 8- or 16-bit bus width addressing.

Note: Dedicated address pins are available.

During Data phases, LAD[31:0], LAD[15:0], or LAD[7:0] contain transfer data for a 32-, 16-, or 8-bit bus, respectively. If the bus is 8 or 16 bits wide, data supplied by the PCI 9052 is replicated across the entire 32-bit wide bus.

#### 2.2.3.3 Control/Status

The control/status signals control the address latches and flow of data across the Local Bus.

#### 2.2.3.3.1 ADS#, ALE

A Local Bus access starts when ADS# (address strobe) is asserted during an address state by the PCI 9052 as the Local Bus Master. ALE is used to strobe the LA/LAD Bus into an external address latch. Refer to Figure 10-3 on page 10-4 for ALE timing specifications.

#### 2.2.3.3.2 LBE[3:0]#

During an Address phase, the LBE[3:0]# Local Byte Enables denote which byte lanes are being used during access of a 32-bit bus. They remain asserted until the end of the Data transfer.

#### 2.2.3.3.3 LLOCKo#

When the PCI 9052 owns the Local Bus, LLOCKo# is asserted to indicate that an atomic operation for a Direct Slave access may require multiple transactions to complete. LLOCKo# is asserted during the Address phase of the first transaction of the atomic operation, and de-asserted one clock after the last transaction of the atomic operation completes. If enabled, the Local Bus arbiter does not grant the Bus to another Master until the atomic operation is complete.

#### 2.2.3.3.4 LRDYi#

The LRDYi# input pin has a corresponding Enable bit in the Bus Region Descriptor register for each Local

address space. If LRDYi# is enabled, this indicates that Write data is being accepted or Read data is being provided by the Bus Slave. If a Bus Slave needs to insert wait states, it can de-assert LRDYi# until it is ready to accept or provide data. If LRDYi# is disabled, then the Local Bus transfer length can be determined by internal wait state generators. LRDYi# is not sampled until address-to-data or data-to-data wait states have expired. (Refer to Table 2-3.)

When BTERM# input is enabled for a Local Address space in the corresponding Bus Region Descriptor register, BTERM# can be used to complete an access in place of LRDYi#. When BTERM# is enabled and asserted, LRDYi# input is ignored. Further information regarding BTERM# is provided in Section 2.2.4.3.

#### 2.2.3.3.5 LW/R#

During an Address phase, LW/R# is driven to a valid state, and signifies the data transfer direction. Because the PCI 9052 is the Local Bus Master, LW/R# is driven high when the PCI 9052 is writing data to the Local Bus, and low when it is reading the bus.

#### 2.2.3.3.6 RD#

RD# is a general purpose read output strobe. The timing is controlled by the current Bus Region Descriptor register. The RD# strobe is asserted during the entire Data transfer. Normally, it is also asserted during NRAD wait states, unless Read Strobe Delay clocks are programmed in bits [27:26]. RD# remains asserted throughout Burst and NRDD wait states.

#### 2.2.3.3.7 WAITO#

WAITO# is an output that provides status of the internal wait state generators. It is asserted while internal wait states are being inserted. LRDYi# input is not sampled until WAITO# is de-asserted.

Table 2-3. LRDYi# Data Transfers, with PCI 9052 as Master Device

Slave	LRDYi#		
Device	Input Enable	Signal	Description
Address	0	Ignored	LRDYi# is not sampled by the PCI 9052. Data transfers determined by the internal wait state generator. LRDYi# is ignored and the Data transfer occurs after the internal wait state counter expires.
Spaces	1	Sampled	LRDYi# is sampled by the PCI 9052. Data transfers are determined by an external device, which asserts LRDYi# to indicate a Data transfer is occurring. LRDYi# is not sampled until address-to-data or data-to-data wait states have expired.

#### 2.2.3.3.8 WR#

WR# is a general purpose write output strobe. The timing is controlled by the current Bus Region Descriptor register. The WR# strobe is asserted during the entire Data transfer. WR# is normally asserted during NWAD wait states, unless Write Strobe Delay clocks are programmed in bits [29:28]. WR# remains asserted throughout Burst and NWDD wait states. The LAD data bus hold time can be extended beyond WR# de-assertion if Write Cycle Hold clocks are programmed in bits [31:30].

#### 2.2.3.4 Local Bus Arbitration

The PCI 9052 is the Local Bus Master. When the PCI Bus initiates a new transfer request, the PCI 9052 takes control of the Local Bus. Another device can gain control of the Local Bus by asserting LHOLD. If the PCI 9052 has no cycles to run, it asserts LHOLDA, transferring control to the external Master. If the PCI 9052 requires the Local Bus before the external Master completes, LHOLDA is de-asserted (preempt condition).

LHOLD can be pulled low or grounded to provide permanent Local Bus ownership to the PCI 9052.

#### 2.2.3.4.1 LHOLD

LHOLD is asserted by a Local Bus Master to request Local Bus use. The PCI 9052 can be made master of the Local Bus by pulling or driving LHOLD low (or by grounding LHOLD).

#### 2.2.3.4.2 LHOLDA

LHOLDA is asserted by the PCI 9052 to grant Local Bus control to a Local Bus Master. When the PCI 9052 requires the Local Bus, it signals a preempt by de-asserting LHOLDA.

## 2.2.4 Local Bus Interface and Bus Cycles

The PCI 9052 is the Local Bus Master. The PCI 9052 interfaces a PCI Host Bus to a Non-Multiplexed or Multiplexed Local Bus, selected by the MODE pin, as listed in Table 2-4.

Notes: No PCI Initiator (Direct Master) capability.

Internal registers are not readable/writable from the Local Bus. The internal registers are accessible from the Host CPU on the PCI Bus or from the serial EEPROM.

Table 2-4. Local Bus Types

MODE Pin	Mode	Bus Width
0	Non-Multiplexed	32-, 16-, and/or 8-bit Non-ISA and/or 16- or 8-bit ISA
1	Multiplexed	32-, 16-, and/or 8-bit

#### **2.2.4.1** Bus Cycles

In both Non-Multiplexed and Multiplexed modes, the LA[27:2] Address Bus drives an access address valid, beginning one clock prior to ADS# assertion (which signals the start of the Bus cycle) and continues until the cycle ends (signaled by BLAST# de-assertion). In Multiplexed mode (MODE=1),the LAD[31:0] Multiplexed Address/Data Bus also drives the access address valid onto LAD[27:0], beginning one clock prior to ADS# assertion and continuing until ADS# de-assertion one clock later, after which data is driven. The LAD[31:0] Data Bus drives Write data valid one clock after ADS# assertion when ADS# de-asserts, and continues until the cycle ends or until data-toaddress wait states (or data-to-data wait states if burst is enabled) begin, if programmed. BLAST# assertion indicates the last Data cycle of an access. (Refer to Figure 2-2 and Figure 2-3.)




Figure 2-2. PCI 9052 Single Cycle Write

**Note:** NWDD is relevant only in a Burst cycle, where it determines the wait state between successive Data cycles.




Figure 2-3. PCI 9052 Single Cycle Read

**Note:** NRDD is relevant only in a Burst cycle, where it determines the wait state between successive Data cycles.

Write cycle data valid time and Read cycle data time can be extended with internally generated address-todata wait states and/or by delaying LRDYi# ready input assertion if LRDYi# input is enabled for the Space. When enabled, LRDYi# input assertion indicates to the PCI 9052 that Read data on the bus is valid to accept or a Write Data transfer has completed. LRDYi# input is not sampled until address-to-data wait states (and/or data-to-data wait states with burst), which are signaled by WAITO# output assertion, expire (WAITO# output de-asserted). LRDYi# is ignored during the Address cycle (ADS# assertion), internally generated data-to-address wait states, and idle cycles between transfers. BTERM# input, if enabled, is used to break up a Burst access and also serves as a ready input. (Refer to Section 2.2.4.3.)

For non-ISA spaces, the RD# and WR# strobes can be independently programmed for each Local Address Space. RD# and/or WR# strobe assertion can be optionally delayed during address-to-data wait states. For non-ISA spaces, Write Cycle Hold clocks can be selectively programmed to extend data hold time beyond WR# strobe de-assertion.

Recovery (idle) cycles can be optionally programmed for each Space, using data-to-address wait states to extend time between Local bus accesses to allow sufficient time for an external device to float its data pins after a Read request.

#### 2.2.4.2 Wait State Control

The PCI 9052 as a Local Bus Master signals internal wait states with the WAITO# signal. Local Bus devices can insert external wait states by delaying LRDYi# input assertion. (Refer to Figure 2-2 and Figure 2-3.) The following figure illustrates wait state control.




Figure 2-4. Wait States

Note: The figure represents a sequence of Bus cycles.

#### 2.2.4.2.1 Internal Wait State Generator

The Local Address Space Bus Region Descriptor can be used to program the number of wait states (if any) generated by the internal wait state generator. (Refer to Table 2-5.)

NXDA wait states are inserted only after the last Data transfer of a Bus request. *For example*, for a Direct Slave single Cycle access to an 8-bit burst Local Bus, NXDA wait states are inserted only after the fourth byte, rather than after every byte.

#### 2.2.4.2.2 Ready Signaling

If LRDYi# mode is disabled, the external LRDYi# input signal has no effect on wait states for a Local access. Wait states between Data cycles are inserted internally by a wait state counter. The wait state counter is initialized with its Configuration register value at the start of each Data access.

If LRDYi# mode is enabled and the internal wait state counter is zero (default value), the LRDYi# input controls the number of additional wait states.

If LRDYi# mode is enabled and the internal wait state counter is programmed to a non-zero value, LRDYi# has no effect until the wait state counter reaches 0. When it reaches 0, the LRDYi# input controls the number of additional wait states.

The BTERM# input can also be used as a ready input. (Refer to Section 2.2.4.3.) If the internal wait state counter is programmed to a non-zero value and BTERM# is enabled, BTERM# input is not sampled until the wait state counter reaches 0.

Wait State	Bits	Description
NRAD	LASxBRD[10:6] EROMBRD[10:6]	Number of Read Address-to-Data wait states (0-31). (Wait states between the Address cycle and first Read Data cycle.)
NRDD	LAS <i>x</i> BRD[12:11] EROMBRD[12:11]	Number of Read Data-to-Data wait states (0-3). (Wait states between consecutive Data cycles of a Burst read.)
NXDA	LASxBRD[14:13] EROMBRD[14:13]	Number of Read/Write Data-to-Address wait states (0-3). LAD Bus Write data is not valid during NXDA wait states. (Wait states between consecutive bus requests. NXDA wait states are inserted only after the last Data transfer of a Direct Slave access.)
NWAD	LAS <i>x</i> BRD[19:15] EROMBRD[19:15]	Number of Write Address-to-Data wait states (0-31). LAD Bus data is valid during NWAD wait states. (Wait states between the Address cycle and first Write Data cycle.)
NWDD	LAS <i>x</i> BRD[21:20] EROMBRD[21:20]	Number of Write Data-to-Data wait states (0-3). (Wait states between consecutive Data cycles of a Burst write.)

Table 2-5. Local Address Space Bus Region Descriptor Internal Wait States

# 2.2.4.3 Burst Mode and Continuous Burst Mode (Bterm "Burst Terminate" Mode)

**Note:** In the following sections, Bterm refers to the PCI 9052 internal register bit and BTERM# refers to the PCI 9052 external signal.

#### 2.2.4.3.1 Burst and Bterm Modes

As an input, BTERM# is asserted by external logic. It instructs the PCI 9052 to break up a Burst cycle.

Table 2-6. Burst and Bterm on the Local Bus

Mode	Burst	Bterm	Result
Single Cycle	0	0	One ADS# per data (default)
	0	1	One ADS# per data
Burst-4 Lword	1	0	One ADS# per four data
Continuous Burst	1	1	One ADS# per BTERM# (refer to Section 2.2.4.3.2.1)

On the Local Bus, BLAST# and BTERM# perform the following:

If Local Bus bursting is enabled for a Local Address space (LASxBRD[0]=1 and/or EROMBRD[0]=1, where x is the Local Address Space number), but Bterm mode (continuous burst) and the BTERM# input are disabled (LASxBRD[2]=0 and/or EROMBRD[2]=0), the PCI 9052 bursts (up to four Data phases). BLAST# is asserted at the beginning

- of the fourth Lword Data phase (LA[3:2]=11b) and a new ADS# is asserted at the first Lword (LA[3:2]=00b) of the next burst.
- If Bterm mode and the BTERM# input are enabled (LASxBRD[2]=1 and/or EROMBRD[2]=1) and asserted, the PCI 9052 terminates the Burst cycle at the end of the current Data phase without generating BLAST#. The PCI 9052 generates a new Burst transfer, starting with a new ADS#, and terminating it normally using BLAST#.
- The BTERM# input is valid only when the PCI 9052 is performing a Direct Slave transaction.
- BTERM# is used to indicate a Memory access is crossing a page boundary or requires a new Address cycle.
- If the internal wait state counter is programmed to a non-zero value and Bterm mode and the BTERM# input are enabled (LASxBRD[2]=1 and/or EROMBRD[2]=1), the BTERM# input is not sampled until the wait state counter reaches 0.
- BTERM# always overrides LRDYi#, even if both signals are asserted. BTERM# executes the ongoing transaction and causes the PCI 9052 to initiate a new Address/Data cycle for Burst transactions.

**Note:** If the Bterm mode (continuous burst) and the BTERM# input are disabled (LASxBRD[2]=0 and/or EROMBRD[2]=0), the PCI 9052 performs the following:

- **32-bit Local Bus** Bursts up to four Lwords
- 16-bit Local Bus Bursts up to two Lwords
- 8-bit Local Bus Bursts up to one Lword

In every case, it performs four data beats.

#### 2.2.4.3.2 Burst-4 Lword Mode

If Bterm mode (continuous burst) and the BTERM# input are disabled, and Local Bus bursting is enabled for a Local Address space (LASxBRD[2,0]=01b and/or EROMBRD[2,0]=01b, respectively), bursting can start on any Lword boundary and continue up to a 16-byte address boundary. After data up to the boundary is transferred, the PCI 9052 asserts a new Address cycle (ADS#).

Table 2-7. Burst-4 Lword Mode

Bus Width	Burst
32 bit	Four Lwords or up to a quad-Lword boundary (LA[3:2]=11b)
16 bit	Four words or up to a quad-word boundary (LA[2:1]=11b)
8 bit	Four bytes or up to a quad-byte boundary (LA[1:0]=11b)

# 2.2.4.3.2.1 Continuous Burst Mode (Bterm "Burst Terminate" Mode)

If Bterm mode and the BTERM# input are enabled, and Local Bus bursting for a Local Address space is enabled (LASxBRD[2, 0]=11 and/or EROMBRD[2, 0]=11, respectively), the PCI 9052 can operate beyond Burst-4 Lword mode.

Bterm mode enables the PCI 9052 to perform long bursts to devices that can accept bursts of longer than four Lwords. The PCI 9052 asserts one Address cycle and continues to burst data. If a device requires a new Address cycle (ADS#), it can assert the BTERM# input to cause the PCI 9052 to assert a new Address cycle. The BTERM# input acknowledges the current Data transfer (replacing LRDYi#) and requests that a new Address cycle be asserted (ADS#). The new address is for the next Data transfer.

If Bterm mode and BTERM# input are enabled (LASxBRD[2]=1 and/or EROMBRD[2]=1) and the BTERM# signal is asserted, the PCI 9052 asserts BLAST# only if its Read FIFO is full, its Write FIFO is empty, or a transfer is complete.

#### 2.2.4.3.3 Partial Lword Accesses

Partial Lword accesses are Lword accesses in which not all byte enables are asserted.

Burst Start addresses can be any Lword boundary. If the Burst Start address in a Direct Slave transfer is not aligned to an Lword boundary, the PCI 9052 first performs a single cycle. It then starts to burst on the Lword boundary.

Table 2-8. Direct Slave Single and Burst Reads

Bus	Direct Slave Single Reads	Direct Slave Burst Reads
32-, 16-, or 8-bit Local Bus	Passes the byte enables	Ignores the byte enables and all 32-bit data is passed

#### 2.2.4.4 Recovery States

In Non-Multiplexed mode, the PCI 9052 uses the NXDA (data-to-address wait states) value in the Bus Region Descriptor register(s) (LASxBRD[14:13] and/or EROMBRD[14:13], where x is the Local Address Space number) to determine the number of recovery states to insert between the last data transfer and next address cycle. This value can be programmed between 0 and 3 clock cycles (default value is 0).

In Multiplexed mode, the PCI 9052 inserts a minimum of one recovery state between the last data transfer and the next address cycle. Add recovery states by programming values greater than one into the NXDA bits of the Bus Region Descriptor register(s) (LASxBRD[14:13] and/or EROMBRD[14:13], where x is the Local Address Space number).

**Note:** The PCI 9052 does not support the i960J function that uses the LRDYi# input to add recovery states. No additional recovery states are added if the LRDYi# input remains asserted during the last Data cycle.

#### 2.2.4.5 Local Bus Read Accesses

For all single cycle Local Bus Read accesses, the PCI 9052 reads only bytes corresponding to byte enables requested by a PCI Master. For all Burst Read cycles, the PCI 9052 can be programmed to:

- · Perform Direct Slave Delayed Reads
- Perform Direct Slave Read Ahead
- · Generate internal wait states
- Enable external wait control (LRDYi# input)
- · Enable type of Burst mode to perform

#### 2.2.4.6 Local Bus Write Accesses

For Local Bus writes, only bytes specified by a PCI Bus Master are written. For all Burst Write cycles, the PCI 9052 can be programmed to:

- · Generate internal wait states
- Enable external wait control (LRDYi# input)

#### 2.2.5 Local Bus Big/Little Endian Mode

The PCI 9052 Local Bus can be independently programmed to operate in Little or Big Endian mode for each of the following transfer types:

- Direct Slave accesses to Local Address Space 0
- · Direct Slave accesses to Local Address Space 1
- Direct Slave accesses to Local Address Space 2
- Direct Slave accesses to Local Address Space 3
- Direct Slave accesses to Expansion ROM

**Notes:** The PCI Bus is always Little Endian. Only byte lanes are swapped, not individual bits.

The PCI 9052 Local Bus can be programmed to operate in Big or Little Endian mode, as listed in Table 2-9.

Table 2-9. Big/Little Endian Byte Number and Lane Cross-Reference

Byte Number		
Big Endian	Little Endian	Byte Lane
3	0	LAD[7:0]
2	1	LAD[15:8]
1	2	LAD[23:16]
0	3	LAD[31:24]

Big/Little Endian Control bits are as follows:

- LAS0BRD[24] Space 0
- LAS1BRD[24] Space 1
- LAS2BRD[24] Space 2
- LAS3BRD[24] Space 3
- EROMBRD[24] Expansion ROM


In Big Endian mode, the PCI 9052 transposes data byte lanes. Data is transferred as listed in Table 2-10 through Table 2-14.

# 2.2.5.1 32-Bit Local Bus – Big Endian Mode

Data is Lword-aligned to the uppermost byte lane (Address Invariance).

Table 2-10. Lword Lane Transfer - 32-Bit Local Bus

Burst Order	Byte Lane	
First Transfer	PCI Byte 0 appears on Local Data [31:24]	
	PCI Byte 1 appears on Local Data [23:16]	
	PCI Byte 2 appears on Local Data [15:8]	
	PCI Byte 3 appears on Local Data [7:0]	



**Big Endian** 

Figure 2-5. Big/Little Endian - 32-Bit Local Bus

### 2.2.5.2 16-Bit Local Bus – Big Endian Mode

For a 16-bit Local Bus, the PCI 9052 can be programmed to use upper or lower word lanes.

Table 2-11. Upper Word Lane Transfer – 16-Bit Local Bus

Burst Order	Byte Lane
First Transfer	Byte 0 appears on Local Data [31:24]
First Transfer	Byte 1 appears on Local Data [23:16]
0 17 /	Byte 2 appears on Local Data [31:24]
Second Transfer	Byte 3 appears on Local Data [23:16]

Table 2-12. Lower Word Lane Transfer – 16-Bit Local Bus

Burst Order	Byte Lane
First Transfer	Byte 0 appears on Local Data [15:8]
First Transfer	Byte 1 appears on Local Data [7:0]
	Byte 2 appears on Local Data [15:8]
Second Transfer	Byte 3 appears on Local Data [7:0]




Figure 2-6. Big/Little Endian – 16-Bit Local Bus

## 2.2.5.3 8-Bit Local Bus – Big Endian Mode

For an 8-bit Local Bus, the PCI 9052 can be programmed to use upper or lower byte lanes.

Table 2-13. Upper Byte Lane Transfer – 8-Bit Local Bus

Burst Order	Byte Lane
First Transfer	Byte 0 appears on Local Data [31:24]
Second Transfer	Byte 1 appears on Local Data [31:24]
Third Transfer	Byte 2 appears on Local Data [31:24]
Fourth Transfer	Byte 3 appears on Local Data [31:24]

Table 2-14. Lower Byte Lane Transfer – 8-Bit Local Bus

Burst Order	Byte Lane
First Transfer	Byte 0 appears on Local Data [7:0]
Second Transfer	Byte 1 appears on Local Data [7:0]
Third Transfer	Byte 2 appears on Local Data [7:0]
Fourth Transfer	Byte 3 appears on Local Data [7:0]





Figure 2-7. Big/Little Endian – 8-Bit Local Bus

#### 2.3 ARBITRATION TIMING DIAGRAM



Timing Diagram 2-1. PCI 9052 Local Bus Arbitration

# 3 RESET AND SERIAL EEPROM INITIALIZATION

#### 3.1 INITIALIZATION

During power-on, the PCI RST# signal resets the default values of the PCI 9052 internal registers. In return, the PCI 9052 outputs the local LRESET# signal and checks for a serial EEPROM. If a serial EEPROM exists, and the first 48 bits are not all ones (1), the PCI 9052 loads the internal registers from the serial EEPROM. Otherwise, default values are used. The PCI 9052 Configuration registers can be written only by the optional serial EEPROM or PCI Host processor. During serial EEPROM initialization, the PCI 9052 response to Direct Slave accesses is Retrys.

#### 3.2 RESET

### 3.2.1 PCI Bus RST# Input

PCI Bus RST# input assertion causes all PCI Bus outputs to float, resets the entire PCI 9052, asserts Local reset output LRESET#, and floats all other Local Bus output and I/O pins except BCLKO, EECS, EEDI, EESK, and LHOLDA, and Local Data Bus signals (LAD[31:0]) which the PCI 9052 drives to a random power-up state during reset. (Refer to *PCI 9052 Design Notes #8.*)

#### 3.2.2 Software Reset

A PCI host can set the PCI Adapter Software Reset PCI 9052. bit (CNTRL[30]=1) to reset the assert LRESET#/LRESET, and float Local Bus output and I/O pins as described in Section 3.2.1. (Refer to PCI 9052 Design Notes #8.) The PCI and Local Configuration register contents are not reset. When the PCI Adapter Software Reset bit is set, the PCI 9052 responds only to Configuration register accesses, and not to Local Bus accesses. The PCI 9052 remains in this reset condition until the PCI Host clears the PCI Adapter Software Reset bit (CNTRL[30]=0). The PCI Interface is not reset.

**Note:** If Direct Slave Read Ahead mode is enabled (CNTRL[16]=1), disable it prior to a software reset, or if following a software reset, perform a Direct Slave read of any valid Local Bus address, except the next sequential Lword referenced from the last Direct Slave read, to flush the Direct Slave Read FIFO.

### 3.2.3 Local Bus Output LRESET#

LRESET# is asserted when the PCI Bus RST# input is asserted (4 to 10 ns delay) or the PCI Adapter Software Reset bit is set (CNTRL[30]=1).

#### 3.3 SERIAL EEPROM

After reset, the PCI 9052 attempts to read the serial EEPROM to determine its presence. An active low Start bit indicates the serial EEPROM is present. (Refer to the manufacturer's data sheet for the particular serial EEPROM being used.) If the first 48 bits in the serial EEPROM are not all ones (1), then the PCI 9052 assumes the device is not blank, and continues reading.

For blank serial EEPROM conditions, the PCI 9052 reverts to the default values. (Refer to Table 3-1.) When the Serial EEPROM Present bit is set to 1 (CNTRL[28]=1), if programmed, real or random data is detected in the serial EEPROM.

A serial data Start bit set to 1 indicates that a serial EEPROM is not present. For missing serial EEPROM conditions, the PCI 9052 stops the serial EEPROM load and reverts to the default values. If no serial EEPROM is present, pull EEDO high through a resistor to prevent false detection of a low Start bit. If no serial EEPROM is present and EEDO is not pulled high through a resistor, the PCI 9052 may load all zeros (0) into its registers, rather than chip default values.

The 5V serial EEPROM clock is derived from the PCI clock. The PCI 9052 generates the serial EEPROM clock by internally dividing the PCI clock by 32.

Table 3-1. Serial EEPROM Guidelines

Serial EEPROM	PCI 9052 System Boot Condition	
None	Uses default values (Start bit is 1).	
Programmed	Boots with serial EEPROM values (Start bit is 0).	
Blank	Detects a blank device and reverts to default values (Start bit is 0).	

**Notes:** 2K-bit devices, such as the FM93CS56, are not compatible.

The PCI 9052 does not support serial EEPROMs that do not support sequential reads (such as the FM93C46L).

A PCI Bus host can read or program the serial EEPROM. Register bits CNTRL[29:24] control the PCI 9052 pins, enabling reading or writing of the serial EEPROM bits. (Refer to the manufacturer's data sheet for the particular serial EEPROM being used.)

To reload serial EEPROM data into the PCI 9052 internal registers, write 1 to the Reload Configuration Registers bit (CNTRL[29]=1).

The following steps are necessary, to read or write to the serial EEPROM:

- Enable the serial EEPROM Chip Select, EECS, by writing 1 to the Serial EEPROM Chip Select bit (CNTRL[25]=1).
- Generate the serial EEPROM clock by writing 0 and then 1. The data is read or written during the zero-to-one transition. (Refer to CNTRL[24].)
- 3. Send the command code to the serial EEPROM.
- 4. If the serial EEPROM is present, 0 is returned as a Start bit after the command code.
- 5. Read or write the data.
- Write 0 to CNTRL[25] to end serial EEPROM access (the serial EEPROM EECS pin goes low).

### 3.3.1 Serial EEPROM Load Sequence

The serial EEPROM load sequence, listed in Table 3-2, uses the following abbreviations:

- MSW = Most Significant Word bits [31:16]
- LSW = Least Significant Word bits [15:0]

#### 3.3.1.1 Serial EEPROM Load

The registers listed in Table 3-2 are loaded from the serial EEPROM after a PCI reset is de-asserted. The serial EEPROM is organized in words (16-bit). The PCI 9052 first loads the Most Significant Word bits (MSW[31:16]), starting from the most significant bit ([31]). The PCI 9052 then loads the Least Significant Word bits (LSW[15:0]), starting again from the most significant bit ([15]). Therefore, the PCI 9052 loads the Device ID, Vendor ID, Class Code, and so forth.

The serial EEPROM values can be programmed using a serial EEPROM programmer or PLXMon™ software.

The CNTRL register allows programming of the serial EEPROM, one bit at a time. Values should be programmed in the order listed in Table 3-2. The 50, 16-bit words listed in the table are stored sequentially in the serial EEPROM.

### 3.3.1.2 Recommended Serial EEPROMs

The PCI 9052 is designed to use serial EEPROMs with a three-wire serial interface, powered at 5V, and that support 1 MHz clocking and sequential reads.

For specific EEPROM recommendations, refer to the EEPROM Guidelines posted in the <u>PLX PCI 9052</u> Toolbox.




Figure 3-1. Serial EEPROM Memory Map

Note: Serial EEPROM values shown are register values for the PCI 9052RDK.

Table 3-2. Serial EEPROM Register Load Sequence

Serial EEPROM Offset	Register Offset	Serial EEPROM Value	Description			
0h	PCI 02h	5201h	Device ID			
2h	PCI 00h	10B5h	Vendor ID			
4h	PCI 0Ah	0680h	Class Code			
6h	PCI 08h	00xxh	Class Code (revision is not loadable)			
8h	PCI 2Eh	9050h	Subsystem ID			
Ah	PCI 2Ch	10B5h	Subsystem Vendor ID			
Ch	PCI 3Eh	xxxxh	(Maximum Latency and Minimum Grant are not loadable)			
Eh	PCI 3Ch	01xxh	Interrupt Pin (Interrupt Line Routing is not loadable)			
10h	LOCAL 02h	FFF0h	MSW of Range for PCI-to-Local Address Space 0 (1 MB)			
12h	LOCAL 00h	0000h	LSW of Range for PCI-to-Local Address Space 0 (1 MB)			
14h	LOCAL 06h	FFFFh	MSW of Range for PCI-to-Local Address Space 1			
16h	LOCAL 04h	FFF1h	LSW of Range for PCI-to-Local Address Space 1			
18h	LOCAL 0Ah	FFFEh	MSW of Range for PCI-to-Local Address Space 2			
1Ah	LOCAL 08h	0000h	LSW of Range for PCI-to-Local Address Space 2			
1Ch	LOCAL 0Eh	FFF0h	MSW of Range for PCI-to-Local Address Space 3			
1Eh	LOCAL 0Ch	0000h	LSW of Range for PCI-to-Local Address Space 3			
20h	LOCAL 12h	0000h	MSW of Range for PCI-to-Local Expansion ROM (64 KB)			
22h	LOCAL 10h	0000h	LSW of Range for PCI-to-Local Expansion ROM (64 KB)			
24h	LOCAL 16h	0000h	MSW of Local Base Address (Remap) for PCI-to-Local Address Space 0			
26h	LOCAL 14h	0001h	LSW of Local Base Address (Remap) for PCI-to-Local Address Space 0			
28h	LOCAL 1Ah	0000h	MSW of Local Base Address (Remap) for PCI-to-Local Address Space 1			
2Ah	LOCAL 18h	0001h	LSW of Local Base Address (Remap) for PCI-to-Local Address Space 1			
2Ch	LOCAL 1Eh	0100h	MSW of Local Base Address (Remap) for PCI-to-Local Address Space 2			
2Eh	LOCAL 1Ch	0001h	LSW of Local Base Address (Remap) for PCI-to-Local Address Space 2			
30h	LOCAL 22h	0200h	MSW of Local Base Address (Remap) for PCI-to-Local Address Space 3			
32h	LOCAL 20h	0001h	LSW of Local Base Address (Remap) for PCI-to-Local Address Space 3			
34h	LOCAL 26h	0000h	MSW of Local Base Address (Remap) for PCI-to-Local Expansion ROM			
36h	LOCAL 24h	0000h	LSW of Local Base Address (Remap) for PCI-to-Local Expansion ROM			
38h	LOCAL 2Ah	0040h	MSW of Bus Region Descriptors for Local Address Space 0			
3Ah	LOCAL 28h	0022h	LSW of Bus Region Descriptors for Local Address Space 0			
3Ch	LOCAL 2Eh	0000h	MSW of Bus Region Descriptors for Local Address Space 1			
3Eh	LOCAL 2Ch	0022h	LSW of Bus Region Descriptors for Local Address Space 1			
40h	LOCAL 32h	0080h	MSW of Bus Region Descriptors for Local Address Space 2			
42h	LOCAL 30h	0001h	LSW of Bus Region Descriptors for Local Address Space 2			
44h	LOCAL 36h	5421h	MSW of Bus Region Descriptors for Local Address Space 3			
46h	LOCAL 34h	38E9h	LSW of Bus Region Descriptors for Local Address Space 3			
48h	LOCAL 3Ah	0000h	MSW of Bus Region Descriptors for Expansion ROM			
4Ah	LOCAL 38h	0000h	LSW of Bus Region Descriptors for Expansion ROM			
4Ch	LOCAL 3Eh	0008h	MSW of Chip Select (CS) 0 Base and Range			
4Eh	LOCAL 3Ch	0001h	LSW of Chip Select (CS) 0 Base and Range			

Serial EEPROM	Register	Serial EEPROM				
Offset	Offset	Value	Description			
50h	LOCAL 42h	0000h	MSW of Chip Select (CS) 1 Base and Range			
52h	LOCAL 40h	0009h	LSW of Chip Select (CS) 1 Base and Range			
54h	LOCAL 46h	0101h	MSW of Chip Select (CS) 2 Base and Range			
56h	LOCAL 44h	0001h	LSW of Chip Select (CS) 2 Base and Range			
58h	LOCAL 4Ah	0208h	MSW of Chip Select (CS) 3 Base and Range			
5Ah	LOCAL 48h	0001h	LSW of Chip Select (CS) 3 Base and Range			
5Ch	LOCAL 4Eh	0000h	MSW of Interrupt Control/Status			
5Eh	LOCAL 4Ch	1043h	LSW of Interrupt Control/Status			
60h	LOCAL 52h	007Ch	MSW of User I/O, Direct Slave Response, Serial EEPROM, and Initialization Control			
62h	LOCAL 50h	4252h	LSW of User I/O, Direct Slave Response, Serial EEPROM, and Initialization Control			

Table 3-2. Serial EEPROM Register Load Sequence (Continued)

#### 3.4 INTERNAL REGISTERS

The PCI 9052 chip provides several internal registers, allowing maximum flexibility in bus interface design and performance. The register types are as follows:

- PCI Configuration registers (accessible from the PCI Bus and serial EEPROM)
- Local Configuration registers (accessible from the PCI Bus and serial EEPROM)

**Note:** Local Configuration register access can be limited to Memory- or I/O-Mapped. Access can also be disabled by way of the PCIBAR1 and PCIBAR0 Enable bits (CNTRL[13:12]). These bits should not be disabled for the PC platform.

## 3.4.1 PCI Configuration Registers

Device and Vendor IDs. There are two sets of Device and Vendor IDs. The Device ID and Vendor ID are located at offset 00h of the PCI Configuration registers (PCIIDR[31:16] and PCIIDR[15:0], respectively). The Subsystem ID and Subsystem Vendor ID are located at offsets 2Eh and 2Ch, respectively, of the PCI Configuration registers (PCISID[15:0] and PCISVID [15:0], respectively). The Device ID and Vendor ID identify the particular device and its manufacturer. The Subsystem Vendor ID and Subsystem ID provide a way to distinguish between PCI interface chip vendors and add-in board manufacturers, using a PCI chip.

**Note:** Subsystem ID and Subsystem Vendor ID registers at Configuration offset 2Ch are writable by serial EEPROM only. However, if a PCI master writes to these read-only registers, the value is written to offset 3Ch, the PCI Interrupt Line register (PCIILR), possibly disabling PCI interrupts originating from the PCI 9052. (Refer to PCI 9052 Errata #3.)

**Status.** This register contains PCI Bus-related events information.

**Command.** This register controls the ability of a device to respond to PCI accesses. It controls whether the device responds to I/O or Memory Space accesses.

**Class Code.** This register identifies the general function of the device. (Refer to *PCI r2.2* for further details.)

**Revision ID.** The value read from this register represents the PCI 9052 current silicon revision.

**Header Type.** This register defines the device configuration header format and whether the device is single function or multi-function.

Note: Multiple functions are not supported.

**Cache Line Size.** This register defines the system cache line size in units of 32-bit Lwords.

PCI Base Address for Memory Accesses to Local Configuration Registers. The system BIOS uses this register to assign a PCI Address space segment for Memory accesses to the PCI 9052 Local Configuration registers. The PCI Address Range occupied by these Configuration registers is fixed at 128 bytes. During initialization, the Host writes FFFFFFFh to this register, then reads back FFFFFF80h, determining the required Memory space of 128 bytes. The Host then writes the base address to PCIBAR0[31:7].

PCI Base Address for I/O Accesses to Local Configuration Registers. The system BIOS uses this register to assign a PCI address space segment for I/O accesses to the PCI 9052 Local Configuration registers. The PCI address range occupied by these Configuration registers is fixed at 128 bytes. During initialization, the host writes FFFFFFFh to this register, then reads back FFFFFF81h, determining a required 128 bytes of I/O space. The Host then writes the base address to PCIBAR1[31:7].

PCI Base Address for Accesses to Local Address Spaces 0, 1, 2, and 3. The system BIOS uses these registers to assign a PCI address space segment for accesses to Local Address Space 0, 1, 2, and 3. The PCI address range occupied by this space is determined by the Local Address Space Range registers. During initialization, the host writes FFFFFFFh to these registers, then reads back a value determined by the range. The Host then writes the base address to the upper bits of these registers.

PCI Expansion ROM Base Address. The system BIOS uses this register to assign a PCI address space segment for accesses to the Expansion ROM. The PCI address range occupied by this space is determined by the Expansion ROM Range register. During initialization, the host writes FFFFFFFh to this register, then reads back a value determined by the range. The Host then writes the base address to the upper bits of this register.

**PCI Interrupt Line.** This register identifies where the device interrupt line connects on the system interrupt controller(s).

**PCI Interrupt Pin.** This register specifies the interrupt request pin (if any) to be used.

## 3.4.2 PCI Bus Access to Internal Registers


The PCI 9052 PCI Configuration registers are accessed from the PCI Bus with a Type 0 Configuration cycle.

The PCI 9052 Local Configuration registers are accessed by one of the following:

- A Memory cycle, with the PCI Bus address matching the base address specified in the PCI Base Address register for Memory Accesses to Local Configuration registers (PCIBAR0)
- An I/O cycle, with the PCI Bus address matching the base address specified in the PCI Base Address register for I/O Accesses to Local Configuration registers (PCIBAR1)


All PCI Read or Write accesses to the PCI 9052 registers can be Byte, Word, or Lword accesses. Memory accesses to the PCI 9052 registers can be burst or non-burst. The PCI 9052 responds with a PCI Bus disconnect for all Burst I/O accesses to the PCI 9052 registers.

### 3.5 TIMING DIAGRAMS



Note: Serial EEPROM initialization completes in approximately 780 μs, with a 33.3 MHz PCI clock.

Timing Diagram 3-1. Initialization from Serial EEPROM



Timing Diagram 3-2. PCI RST# Asserting Local Output LRESET#

# 4 DIRECT SLAVE OPERATION

The functional operation described can be modified through the PCI 9052 programmable internal registers.

#### 4.1 OVERVIEW

Direct Slave operations originate on the PCI Bus, go through the PCI 9052, and finally access the Local Bus. The PCI 9052 is a PCI Bus slave and a Local Bus master.

#### 4.2 DIRECT DATA TRANSFER MODE

The PCI 9052 supports Direct Slave accesses to Local Memory by way of Memory or I/O transfers.

# 4.2.1 Direct Slave Operation (PCI Master-to-Local Bus Access)

The PCI 9052 supports Burst Memory-Mapped Transfer accesses and single Memory- or I/O-Mapped Transfer accesses to the Local Bus from the PCI Bus through an 8-Lword (32-byte) Direct Slave Read FIFO and a 16-Lword (64-byte) Direct Slave Write FIFO. The PCI Base Address registers are provided to set up the adapter location in the PCI Memory and I/O space. In addition, Local Mapping registers allow address translation from the PCI Address Space to the Local Address Space. The following five spaces are available:

- Space 0
- Space 1
- Space 2
- Space 3
- Expansion ROM

Expansion ROM is intended to support a bootable ROM device for the Host.

For single cycle Direct Slave reads, the PCI 9052 reads a single Local Bus Lword or partial Lword. The PCI 9052 disconnects after one transfer for all Direct Slave I/O accesses.

**Note:** If no PCI Byte Enables (C/BE[3:0]#) are asserted with an I/O Command access, the PCI 9052 issues a Target Abort.

For higher data transfer rates, the PCI 9052 can be programmed to prefetch data during a PCI Burst read. The Prefetch size, when enabled, can be 4, 8, or 16 Lwords, or until the PCI Bus stops requesting. When the PCI 9052 prefetches, if enabled, it drops the Local Bus read after reaching the prefetch count. In Continuous Prefetch mode, the PCI 9052 prefetches as long as FIFO space is available and stops prefetching when the PCI Bus terminates the request. If Read prefetching is disabled, the PCI 9052 stops after one Read transfer.

In addition to Prefetch mode, the PCI 9052 supports Direct Slave Read Ahead mode. (Refer to Section 4.2.1.3.)

Each Local space can be programmed to operate in an 8-, 16-, or 32-bit Local Bus width. The PCI 9052 contains an internal wait state generator and external wait state input, LRDYi#. LRDYi# can be disabled or enabled by way of the Internal Configuration registers.

With or without wait state(s), the Local Bus, independent of the PCI Bus, can:

- Burst as long as data is available (Continuous Burst mode)
- Burst four Lwords at a time (Burst-4 Lword mode)
- · Perform continuous single cycles

#### 4.2.1.1 Direct Slave Lock

The PCI 9052 supports direct PCI-to-Local Bus Exclusive accesses (locked atomic operations). A PCI-locked operation to the Local Bus results in the entire Local Address Spaces 0, 1, 2, and 3, and Expansion ROM being locked until they are released by the PCI Bus Master. Locked operations are enabled or disabled with the Direct Slave LOCK# Enable bit (CNTRL[23]) for PCI-to-Local accesses.

It is the responsibility of external arbitration logic to monitor the LLOCKo# pin and enforce the meaning for an atomic operation. For example, if a local master initiates a locked operation, the local arbiter may choose to not grant use of the Local Bus to other masters until the locked operation is complete.

#### 4.2.1.2 *PCI r2.1* Features Enable

The PCI 9052 can be programmed through the *PCI r2.1* Features Enable bit (CNTRL[14]) to perform all PCI Read/Write transactions in compliance with *PCI r2.1*. The following PCI 9052 behavior occurs when CNTRL[14]=1.

# 4.2.1.2.1 Direct Slave Delayed Read Mode Operation

PCI Bus single cycle aligned or unaligned 32-bit Direct Slave Read transactions always result in a one-Lword single-cycle transfer on the Local Bus, with corresponding Local Byte Enables (LBE[3:0]#) asserted to reflect PCI Byte Enables (C/BE[3:0]#), unless the PCI Read No Flush Mode bit is enabled (CNTRL[16]=1). (Refer to Section 4.2.1.3.) This causes the PCI 9052 to Retry all PCI Bus Read requests that follow, until the original PCI Address and/or Byte Enables (C/BE[3:0]#) are matched. (Refer to Figure 4-1.)




Figure 4-1. Direct Slave Delayed Read Mode

Note: The figure represents a sequence of Bus cycles.

#### 4.2.1.2.2 32000 PCI Clock Timeout

If the PCI Master does not complete the originally requested Direct Slave Delayed Read transfer, the PCI 9052 flushes the Direct Slave Read FIFO after 32000 PCI clocks and grants an access to a new Direct Slave Read access. The PCI 9052 Retries all other Direct Slave Read accesses that occur before the 32000 PCI clock timeout.

#### 4.2.1.2.3 PCI r2.1 16- and 8-Clock Rule

The PCI 9052 guarantees that if the first Direct Slave Write data cannot be accepted by the PCI 9052 and/or the first Direct Slave Read data cannot be returned by the PCI 9052 within 16 PCI clocks from the beginning of the Direct Slave cycle (FRAME# asserted), the PCI 9052 issues a Retry (STOP# asserted) to the PCI Bus.

During successful Direct Slave Read and/or Write accesses, the subsequent data after the first access is accepted for writes or returned for reads in eight PCI clocks (TRDY# asserted). Otherwise, the PCI 9052 issues a PCI disconnect (STOP# asserted) to the PCI Master.

In addition, setting the *PCI r2.1* Features Enable bit [CNTRL[14]=1) allows optional enabling of the following *PCI r2.1* functions:

- No write while a Delayed Read is pending (PCI Retries for writes) (CNTRL[17])
- Write and flush pending Delayed Read (CNTRL[15])

#### 4.2.1.3 Direct Slave Read Ahead Mode

The PCI 9052 also supports Direct Slave Read Ahead mode (CNTRL[16]), where prefetched data can be read from the PCI 9052 internal FIFO instead of the Local Bus. The address must be subsequent to the previous address and 32-bit aligned (next address = current address + 4). The Direct Slave Read Ahead mode functions can be used with or without Direct Slave Delayed Read mode. (Refer to Figure 4-2.)

Read Ahead mode requires that Prefetch be enabled in the LASxBRD registers (where x is the Local Address Space number) for the Memory-Mapped spaces that use Read Ahead mode. The PCI 9052 flushes its Read FIFO for each I/O-Mapped access.




Figure 4-2. Direct Slave Read Ahead Mode

Note: The figure represents a sequence of Bus cycles.

#### 4.2.1.4 Direct Slave Transfer

A PCI Bus Master addressing the Memory space decoded for the Local Bus initiates transactions. Upon a PCI Read/Write, the PCI 9052 being a Local Bus Master executes a transfer, at which time it reads data into the Direct Slave Read FIFO or writes data to the Local Bus.

For a PCI Direct access to the Local Bus, the PCI 9052 has a 16-Lword (64-byte) Write FIFO and an 8-Lword (32-byte) Read FIFO. The FIFOs enable the Local Bus to operate independently of the PCI Bus.

For Write transfers, if the Write FIFO becomes full, the PCI 9052 is programmable to disconnect, or retain the PCI Bus while generating wait states (TRDY# de-asserted) (CNTRL[18]).

For PCI Read transactions from the Local Bus, the PCI 9052 holds off TRDY# while gathering data from the Local Bus. For Read accesses mapped to PCI Memory space, the PCI 9052 prefetches up to 16 Lwords (in Continuous Prefetch mode) from the Local Bus. Unused Read data is flushed from the FIFO. For Read accesses mapped to PCI I/O space, the PCI 9052 does not prefetch Read data. Rather, it breaks each read of a Burst cycle into a single Address/Data cycle on the Local Bus.

The PCI Direct Slave Retry Delay Clocks bits (CNTRL[22:19]) can be used to program the period of time in which the PCI 9052 holds off TRDY#. The PCI 9052 issues a Retry to the PCI Bus Transaction Master when the programmed time period expires. This occurs when the PCI 9052 cannot gain Local Bus control and return TRDY# within the programmed time period or the Local Bus is slowly emptying the Write FIFO, and filling the Read FIFO.

The PCI 9052 supports on-the-fly Endian conversion for Local Address Spaces 0, 1, 2, and 3, and Expansion ROM. The Local Bus can be Big/Little Endian by using the programmable internal register configuration.

Note: The PCI Bus is always Little Endian.




Figure 4-3. Direct Slave Write




Figure 4-4. Direct Slave Read

**Note:** The figures represent a sequence of Bus cycles.

# 4.2.1.5 Direct Slave PCI-to-Local Address Mapping

Five Local Address spaces – Spaces 0, 1, 2, and 3, and Expansion ROM – are accessible from the PCI Bus. Each is defined by a set of three registers:

- Local Address Range LASORR, LAS1RR, LAS2RR, LAS3RR, and/or EROMRR
- Local Base Address LAS0BA, LAS1BA, LAS2BA, LAS3BA, and/or EROMBA
- PCI Base Address PCIBAR2, PCIBAR3, PCIBAR4, PCIBAR5, and/or PCIERBAR

A fourth register, the Bus Region Descriptor register for PCI-to-Local Accesses (LAS0BRD, LAS1BRD, LAS2BRD, LAS3BRD, and/or EROMBRD), defines the Local Bus characteristics for the Direct Slave regions. (Refer to Figure 4-5.)

Each PCI-to-Local Address space is defined as part of reset initialization. (Refer to Section 4.2.1.5.1.) These Local Bus characteristics can be modified at any time before actual data transactions.

# 4.2.1.5.1 Direct Slave Local Bus Initialization

Range – Specifies the PCI Address bits to use for decoding a PCI access to Local Bus space. Each bit corresponds to a PCI Address bit. Bit 31 corresponds to address bit 31. Write 1 to all bits required to be included in decode, and 0 to all others.

Remap PCI-to-Local Addresses into a Local Address Space – Bits in this register remap (replace) the PCI Address bits used in decode as the Local Address bits.

**Local Bus Region Descriptor** – Specifies the Local Bus characteristics.

#### 4.2.1.5.2 Direct Slave Initialization

After a PCI reset and serial EEPROM load, the software determines the amount of required address space by writing all ones (1) to a PCI Base Address register and then reading back the value. The PCI 9052 returns zeros (0) in the Don't Care Address bits, effectively specifying the address space required, at which time the PCI software maps the Local Address space into the PCI Address space by programming the PCI Base Address register.




Figure 4-5. Local Bus Direct Slave Access

### 4.2.1.5.3 Direct Slave Example

A 1 MB prefetchable Local Address Space encompassing Local Bus Addresses 01200000h through 012FFFFFh is to be configured for Local Address Space 0. Assume the BIOS System Resource Manager allocates 1 MB with a PCI Base Address of 34500000h. The Local memory is then accessible at PCI Addresses 34500000h through 345FFFFFh.

- a. Program the serial EEPROM as follows:
  - Range FFF00008h [1 MB, decode the upper 12 PCI Address bits, and set the Prefetchable bit (LAS0RR[3]=1)].
  - Local Base Address (Remap) 01200001h (Local Base Address for PCI-to-Local accesses). Bit 0 must be set to enable address decoding (LAS0BA[0]=1).
- b. PCI Initialization software writes all ones (1) to the PCI Base Address register, then reads it back.
  - The PCI 9052 returns a value of FFF00008h, after which the PCI software writes the base address it assigned into the PCI Base Address register(s).
  - PCI Base Address 34500008h (PCI Base Address for Access to Local Address Space 0 register, PCIBAR2). The PCI Base Address is always aligned on a boundary determined by address space size. The Prefetchable bit is set (PCIBAR2[3]=1).

# 4.2.1.5.4 Direct Slave Byte Enables (Non-Multiplexed Mode)

During a Direct Slave transfer, each of five spaces – Spaces 0, 1, 2, and 3, and Expansion ROM – can be programmed to operate in an 8-, 16-, or 32-bit Local Bus width by encoding the Local Byte Enables (LBE[3:0]#).

LBE[3:0]# are encoded, based on the configured bus width, as follows.

**32-Bit Bus** – The four byte enables indicate which of the four bytes are active during a Data cycle:

- LBE3# Byte Enable 3 LAD[31:24]
- LBE2# Byte Enable 2 LAD[23:16]
- LBE1# Byte Enable 1 LAD[15:8]
- LBE0# Byte Enable 0 LAD[7:0]

**16-Bit Bus** – LBE[3, 1:0]# are encoded to provide BHE#, LA1, and BLE#, respectively:

- LBE3# Byte High Enable (BHE#) LAD[15:8]
- LBE2# not used
- LBE1# Address bit 1 (LA1)
- LBE0# Byte Low Enable (BLE#) LAD[7:0]

**8-Bit Bus** – LBE[1:0]# are encoded to provide LA1 and LA0, respectively:

- LBE3# not used
- LBE2# not used
- LBE1# Address bit 1 (LA1)
- LBE0# Address bit 0 (LA0)

Note: In ISA Interface mode (MODE=0 and INTCSR[12]=1), pins 46 through 49 have dual functionality, providing LBE[3:0]# for Local Address Spaces 2 and 3 and Expansion ROM, while providing ISAA0, ISAA1, and SBHE# signals for Local Address Spaces 0 and 1 (ISA Memory and I/O).

# 4.2.1.5.5 Direct Slave Byte Enables (Multiplexed Mode)

During a Direct Slave transfer, each of five spaces – Spaces 0, 1, 2, and 3, and Expansion ROM – can be programmed to operate in an 8-, 16-, or 32-bit Local Bus width by encoding the Local Byte Enables (LBE[3:0]#).

LBE[3:0]# are encoded, based on the configured Bus width, as follows.

**32-Bit Bus** – The four byte enables indicate which of the four bytes are active during a Data cycle:

- LBE3# Byte Enable 3 LAD[31:24]
- LBE2# Byte Enable 2 LAD[23:16]
- LBE1# Byte Enable 1 LAD[15:8]
- LBE0# Byte Enable 0 LAD[7:0]

**16-Bit Bus** – LBE[3, 1:0]# are encoded to provide BHE#, LAD1, and BLE#, respectively:

- LBE3# Byte High Enable (BHE#) LAD[15:8]
- LBE2# not used
- LBE1# Address bit 1 (LAD1)
- LBE0# Byte Low Enable (BLE#) LAD[7:0]

**8-Bit Bus** – LBE[1:0]# are encoded to provide LAD[1:0], respectively:

- LBE3# not used
- LBE2# not used
- LBE1# Address bit 1 (LAD1)
- LBE0# Address bit 0 (LAD0)

During the address phase, LAD[1:0] are valid address bits with the same value as LBE[1:0]#.

# 4.3 RESPONSE TO FIFO FULL OR EMPTY


Table 4-1 lists the PCI 9052 response to full or empty FIFOs.

Table 4-1. Response to FIFO Full or Empty

Mode	Direction	FIFO	PCI Bus	Local Bus
Direct Slave Write	PCI-to-Local	Full	Disconnect or Throttle TRDY# <sup>1</sup>	De-assert LHOLDA if Local Bus is busy and wait for LHOLD to be de-asserted
		Empty	Normal	Normal, assert BLAST#
Direct Slave Read	Local-to-PCI	Full	Normal	Normal, assert BLAST#
		Empty	Disconnect or Throttle TRDY# <sup>1</sup>	Normal


<sup>1.</sup> Throttle TRDY# depends on the PCI Direct Slave Retry Delay Clocks (CNTRL[22:19]).

## 4.4 TIMING DIAGRAMS




Timing Diagram 4-1. PCI 9052 Local Bus Arbitration

## 4.4.1 Serial EEPROM and Configuration Initialization




Timing Diagram 4-2. PCI RST# Asserting Local Output LRESET#






**Note:** Serial EEPROM initialization completes in approximately 780  $\mu$ s, with a 33.3 MHz PCI clock.


Timing Diagram 4-3. Initialization from Serial EEPROM




Timing Diagram 4-4. PCI Configuration Write to PCI Configuration Register




Timing Diagram 4-5. PCI Configuration Read from PCI Configuration Register




Timing Diagram 4-6. PCI Memory Write to Local Configuration Register




Timing Diagram 4-7. PCI Memory Read from Local Configuration Register




Timing Diagram 4-8. Local Level-Triggered LINTi/LINTi2 Asserting PCI Output INTA#




Timing Diagram 4-9. Local Edge-Triggered Interrupt Asserting PCI Interrupt



Timing Diagram 4-10. USER[3:0] as Inputs




Timing Diagram 4-11. USER[3:0] as Outputs



Timing Diagram 4-12. Chip Select [3:0]#


## 4.4.2 Non-Multiplexed Mode Local Bus



Note: Single write, 32-bit Local Bus, without wait states

Space 0 is mapped to I/O
Address-to-data = zero wait states
Data-to-data = zero wait states
Read strobe delay = zero wait states

Timing Diagram 4-13. Non-Multiplexed Mode, Direct Slave Single Write without Wait States (32-Bit Local Bus)




Note: Single read, 32-bit Local Bus, without wait states

Space 0 is mapped to I/O


Address-to-data = zero wait states
Data-to-data = zero wait states

Read strobe delay = zero wait states

Timing Diagram 4-14. Non-Multiplexed Mode, Direct Slave Single Read without Wait States (32-Bit Local Bus)




Timing Diagram 4-15. Non-Multiplexed Mode, Direct Slave Single Read with External (LRDYi#)
Wait States (32-Bit Local Bus)




Note: Non-Burst write of four Lwords
32-bit Local Bus, BTERM# is disabled
Address-to-data = five NWAD wait states
Data-to-data = one NWDD wait state
Write strobe delay = three wait states
Write cycle hold = two wait states


Timing Diagram 4-16. Non-Multiplexed Mode, Direct Slave Non-Burst Write with Wait States (32-Bit Local Bus)



Timing Diagram 4-17. Non-Multiplexed Mode, Direct Slave Non-Burst Write (8-Bit Local Bus)




Timing Diagram 4-18. Non-Multiplexed Mode, Direct Slave Non-Burst Read (32-Bit Local Bus)




Note: Address-to-data = two NRAD wait states
Data-to-data = zero wait states
Read strobe delay = zero wait states


Timing Diagram 4-19. Non-Multiplexed Mode, Direct Slave Non-Burst Read with Unaligned PCI Address (16-Bit Local Bus)




Timing Diagram 4-20. Non-Multiplexed Mode, Direct Slave Non-Burst Read with Prefetch (16-Bit Local Bus)




Timing Diagram 4-21. Non-Multiplexed Mode, Direct Slave Non-Burst Read with Continuous Prefetch (8-Bit Local Bus)



Timing Diagram 4-22. Non-Multiplexed Mode, Direct Slave Burst Write with Delayed Local Bus (32-Bit Local Bus)



Timing Diagram 4-23. Non-Multiplexed Mode, Direct Slave Burst Write with Wait States (16-Bit Local Bus)




Note: Local Bus: Little Endian, 32-bit

Burst enabled (Burst write of four Lwords)

BTERM# disabled

Data-to-address = two NXDA wait states

Timing Diagram 4-24. Non-Multiplexed Mode, Direct Slave Burst Write with BTERM# Disabled and Wait States (32-Bit Local Bus)




Note: Local Bus: Little Endian, 32-bit


Burst enabled (Burst write of five Lwords), BTERM# enabled

Address-to-data = zero wait states Data-to-data = zero wait states Write strobe delay = zero wait states Write cycle hold = zero wait states

Timing Diagram 4-25. Non-Multiplexed Mode, Direct Slave Burst Write with BTERM# Enabled (32-Bit Local Bus)




Timing Diagram 4-26. Non-Multiplexed Mode, Direct Slave Burst Write with BTERM# Enabled (8-Bit Local Bus)



Note: Local burst

Address-to-data = zero wait states Data-to-data = zero wait states Read strobe delays = zero wait states

Timing Diagram 4-27. Non-Multiplexed Mode, Direct Slave Burst Read with Prefetch of Four Lwords (32-Bit Local Bus)




Note: Burst read eight Lwords


Address-to-data = one NRAD wait state

Data-to-data = zero wait states Read strobe delay = one wait state


Timing Diagram 4-28. Non-Multiplexed Mode, Direct Slave Burst Read with Prefetch of Eight Lwords (16-Bit Local Bus)




Timing Diagram 4-29. Non-Multiplexed Mode, Direct Slave Burst Read with Prefetch of Four Lwords (8-Bit Local Bus)



Timing Diagram 4-30. Non-Multiplexed Mode, Direct Slave Read with Direct Slave Read Ahead Mode Enabled (CNTRL[16]=1)



Timing Diagram 4-31. Non-Multiplexed Mode, Direct Slave Burst Write with PCI Write Release Bus Mode Enabled (CNTRL[18]=1)



Note: Disconnect immediately for a read


Does not affect pending reads when Write cycle occurs Does not flush the Read FIFO if PCI Read cycle completes

Force Retry on write if read is pending


De-assert TRDY# until space is available in the Direct Slave Write FIFO

Timing Diagram 4-32. Non-Multiplexed Mode, Direct Slave Burst Read with PCI Write Release Bus Mode Disabled (PCI Write Hold Bus Mode Enabled), PCI Read No Write Mode and PCI Read No Flush Mode (Direct Slave Read Ahead Mode) Enabled, PCI Read with Write Flush Mode Disabled, and PCI r2.1 Features Enabled (CNTRL[18:14]=01101b)


# 4.4.3 Big Endian Mode and Multiplexed Mode Local Bus




Timing Diagram 4-33. Multiplexed Mode, Direct Slave Single Write, Local Bus Big Endian (32-Bit)




Timing Diagram 4-34. Multiplexed Mode, Direct Slave Single Read, Local Bus Big Endian (32-Bit)




Timing Diagram 4-35. Multiplexed Mode, Direct Slave Burst Write, Local Bus Big Endian (32-Bit)



Timing Diagram 4-36. Multiplexed Mode, Direct Slave Burst Write, Local Bus Big Endian (16-Bit)



Timing Diagram 4-37. Multiplexed Mode, Direct Slave Burst Read, Local Bus Big Endian (32-Bit)



Timing Diagram 4-38. Multiplexed Mode, Direct Slave Burst Read, Local Bus Big Endian (16-Bit)

# 5 ISA INTERFACE MODE

#### 5.1 ARCHITECTURE

A major architectural feature of the PCI 9052 is the inclusion of a glueless ISA logic interface, which provides for a smooth ISA-to-PCI conversion. It supports 8- and 16-bit wide ISA slave devices, which can be Memory- or I/O-mapped. Direct Slave Read Ahead mode can be used to improve memory-mapped Read data throughput. The PCI 9052 performs only single cycles to ISA Interface Memory and I/O. The PCI 9052 ISA Interface does not support ISA Bus Master transfers nor ISA DMA.

The PCI 9052 ISA Interface is designed for ISA compatibility, using an approximately 8 MHz external clock input to the LCLK pin. ISA Interface mode requires that the PCI 9052 be configured for Non-Multiplexed mode (MODE pin low), and a programmed serial EEPROM be present with the ISA Interface Mode Enable bit set (INTCSR[12]=1). This bit is writable only by serial EEPROM.

In ISA Interface mode, Local Address Space 0 is assigned for Memory command access to the ISA interface, and Local Address Space 1 is assigned for I/O command access to the ISA interface. At boot time, the PCI BIOS writes the PCI base address it assigned for Local Address Space 0 (if enabled) into PCI Base Address register 2 (PCIBAR2), and the PCI base address it assigned for Local Address Space 1 (if enabled) into PCI Base Address register 3 (PCIBAR3). System I/O addressing typically uses 16 address lines ([15:0]) for addressing up to 64 KB; therefore, the PCIBAR3 value is generally a 16-bit rather than a 32-bit address.

A Memory access to an offset from the PCI base address that BIOS assigned in PCIBAR2 generates an ISA interface Memory access to the Local Address having the same offset referenced from the Local Base Address programmed in LAS0BA. An I/O access to an offset from the PCI Base Address that BIOS assigned in PCIBAR3 generates an ISA interface I/O access to the Local Address having the same offset referenced from the Local Base Address programmed in LAS1BA.

In ISA Interface mode, Local Addresses Spaces 2 and 3 and Expansion ROM can be used for additional 8-, 16-, and 32-bit Memory and/or I/O spaces, which can be accessed with Local Bus control and the Non-Multiplexed Address and Data Buses (LA[27:2] and LAD[31:0], respectively). Refer to Figure 11-2, "PCI 9052 Adapter Block Diagram," on page 11-2 and Figure 11-4, "Pin Assignments, ISA and Non-Multiplexed/ISA Interface Modes," on page 11-5 for Non-Multiplexed/ISA signals used for Local Address Spaces 2 and 3 and Expansion ROM.

#### 5.2 PIN DEFINITIONS

In ISA Interface mode, the functionality of seven Local Bus pins changes. (Refer to Table 5-1 for pin definitions.)

Table 5-1. ISA and Non-ISA Interface Mode Pin Definitions

Pin	Non-ISA Interface Mode	ISA Interface Mode
45	NC	CHRDY
67	NC	NOWS#
130	CS0#	MEMRD#
131	CS1#	MEMWR#
132	LRESET#	LRESET
138	USER0/WAITO#	IORD#
139	USER1/LLOCKo#	IOWR#

In ISA Interface mode, four Local Bus pins have dual functionality. (Refer to Table 5-2 for pins with dual functionality.)

Table 5-2. Pin Functionality in ISA Interface Mode

Pin	Local Address Spaces 0 and 1	Local Address Spaces 2 and 3 and Expansion ROM
46	SBHE#	LBE3#
48	ISAA1	LBE1#
49	ISAA0	LBE0#
64	BALE	ALE

#### 5.2.1 LRESET#/LRESET

In ISA Interface mode, the LRESET# pin polarity is switched from active-low to active-high to redefine the signal as LRESET. At boot time, LRESET is de-asserted during PCI reset, asserts a pulse width of approximately 750  $\mu s$ , and de-asserts shortly before serial EEPROM initialization completes and PCI BIOS configuration is allowed (time assumes a 33.3 MHz PCI clock effecting a 960 ns serial EEPROM clock period, and INTCSR register loading to enable ISA Interface mode occurs after 780 serial EEPROM clocks).

Software reset (CNTRL[30]=1) asserts LRESET until cleared by software.

# 5.2.2 CS0#/MEMRD# and CS1#/MEMWR#

The CS0# and CS1# Chip Select signals are not available in ISA Interface mode, even if ISA Memory is not configured, as these pins are redefined as MEMRD# and MEMWR#, respectively. These pins are driven high, until an ISA Memory access causes assertion, and continue to be driven high when the PCI 9052 does not own the Local Bus (LHOLD input asserted by a Local Bus master).

For 16-bit transactions, MEMRD# and MEMWR# assert on the rising clock edge when BALE de-asserts. For 8-bit transactions, MEMRD# and MEMWR# assert on the falling clock edge after BALE de-asserts.

Some 8-bit ISA memory cards use SMEMRD# (System Memory Read) and SMEMWR# (System Memory Write) signals instead of MEMRD# and MEMWR#, respectively. These signals assert only if the address is within the lowest 1 MB of address space. For such cards, the PCI 9052 MEMRD# and MEMWR# signals can be used for SMEMRD# and SMEMWR# command strobes if the entire ISA memory is mapped below 1 MB. If only part of the memory is mapped below 1 MB, either of the PCI 9052 Chip Selects CS[3:2]# can be programmed for the lower 1 MB, and the signals ANDed with MEMRD# or MEMWR#, to generate SMEMRD# and SMEMWR#.

# 5.2.3 USER0/WAITO#/IORD# and USER1/LLOCKo#/IOWR#

The USER0/WAITO# and USER1/LLOCKo# signals are not available in ISA Interface mode, even if the ISA I/O space is not configured, as these pins (138 and 139, respectively) are redefined as IORD# and IOWR#, respectively. The associated register bits, CNTRL[5:0], must be x10x10b to set configuration as USER0 and USER1 outputs. The pins are initially USER0 and USER1 inputs, which are floated until ISA Interface mode is enabled by serial EEPROM initialization, approximately 750  $\mu$ s after PCI reset de-assertion (assuming the PCI clock frequency is 33 MHz).

For 16-bit I/O and all 8-bit transactions, IORD# and IOWR# assert on the falling clock edge after BALE de-asserts.

#### 5.2.4 ALE/BALE

In ISA Interface mode, the ALE signal remains defined as ALE for Local Address Spaces 2 and 3 and Expansion ROM, and is renamed BALE for Local Address Spaces 0 and 1 (ISA Interface Memory and I/O). BALE asserts on the falling edge of LCLK, and de-asserts on the next rising edge. BALE pulse width is dependent upon LCLK frequency.

ALE asserts during the same clock as ADS# assertion. BALE asserts in the following clock period; therefore, the address and byte enables are valid for a minimum of two clocks prior to BALE de-assertion. (Refer to Figures 10-3 and 10-4 for ALE and BALE timing, respectively.)

## 5.2.5 NC/CHRDY

In ISA Interface mode, pin 45 provides CHRDY input, and should be pulled high (in legacy ISA systems, the motherboard provides the pull-up resistor). An ISA slave device de-asserts CHRDY to insert wait states.

A standard 16-bit transaction lasts for three clock cycles, but can be extended by de-asserting CHRDY within one clock cycle after MEMRD#, MEMWR#, IORD#, or IOWR# assertion. A standard 8-bit transaction lasts for six clock cycles, but can be extended by de-asserting CHRDY within three clock cycles after MEMRD#, MEMWR#, IORD#, or IOWR# assertion.

In non-ISA Interface mode, pin 45 is a No Connect (NC); however, as a floating input, it should be tied high.

#### 5.2.6 NC/NOWS#

In ISA Interface mode, pin 67 provides NOWS# input, which can be asserted by an ISA slave device to reduce the number of wait states.

A standard 16-bit Memory transaction lasts for three clock cycles, but can be shortened to two clock cycles by asserting both CHRDY and NOWS# within about one-half clock cycle after MEMRD# or MEMWR# assertion (one-half clock period, less command strobe output delay and NOWS# setup time). A standard 16-bit I/O transaction lasts for three clock cycles, but can be shortened to two clock cycles by asserting both CHRDY and NOWS# prior to IORD# or IOWR# assertion at the falling edge of the clock. A standard 8-bit transaction lasts for six clock cycles, but can be shortened to as few as two clock cycles by asserting both CHRDY and NOWS# within two clock cycles after MEMRD#, MEMWR#, IORD#, or IOWR# assertion (number of clock cycles between command strobe assertion and NOWS# assertion, less command strobe output delay and NOWS# setup time).

The NOWS# signal is clocked into an internal register on the falling edge of the clock. The internal state machine then samples the registered version of NOWS# on the next rising edge of the clock.

NOWS# input is ignored if CHRDY is de-asserted to insert wait states. NOWS# is not used by 16-bit I/O legacy ISA devices. This signal is held normally de-asserted by an internal  $80 \text{K}\Omega$  pull-up resistor. In Non-ISA Interface mode, this pin is a No Connect (NC) and can be left un-terminated or tied high.

#### 5.2.7 Other Local Bus Signals

Non-ISA mode Local bus signals ADS#, LW/R#, RD#, WR# and BLAST# are active during ISA transactions. Configuring the RD# and WR# strobes in LAS0BRD and LAS1BRD (for ISA spaces) does not affect ISA signaling.

The ISA state machine generates an internal ready signal, ISARDY, for which timing is determined by CHRDY, NOWS#, and the width of the ISA transaction. ISARDY is a one-clock wide pulse, and is only sampled if the internal wait state generator has counted down to zero. If the internal wait state generator has not reached zero when ISARDY pulses, the pulse is missed and the Local Master state machine locks up. The duration of the ISA cycle is intended to be controlled only by IOCHRDY and NOWS#, not by the internal wait state generator.

# 5.3 CONFIGURING LOCAL REGISTERS FOR ISA INTERFACE MODE

Address space sizes are fixed at boot time and configured by programming the Local Address Space Range registers in the serial EEPROM. The LASORR register is used to program the ISA Interface Memory space size. The LAS1RR register is used to program the ISA Interface I/O space size. I/O space size is restricted to 256 bytes maximum, per *PCI r2.2*.

The Local base address (address generated on the Local Bus for the lowest address in the Space) must be programmed in the LAS0BA and LAS1BA registers for the ISA Interface Memory and I/O spaces, respectively. Chip Select 0 and 1 Base Address registers (CS0BASE and CS1BASE, respectively) must be programmed to match Local Address Space 0 configuration for ISA Interface Memory and Local Address Space 1 configuration for ISA Interface I/O, respectively; otherwise, the ISA Interface is never acknowledged.

In the Local Address Space Bus Region Descriptor registers (LAS0BRD for ISA Interface Memory and LAS1BRD for ISA Interface I/O), LRDYi# must be enabled, burst disabled, and internal wait state fields must be zero (0) for ISA Interface mode to properly function. Bus width for the ISA Interface Memory- and I/O-mapped spaces are independently configurable as 8 or 16 bit. Prefetch can be enabled in LAS0BRD for the ISA Interface Memory-Mapped Address space. I/O-Mapped Address space is not prefetched.

For unused spaces, program the serial EEPROM with register default values (generally 0h) for the associated LASxRR, LASxBA and LASxBRD registers, as well as the CSxBASE register for the unused ISA Interface Memory or I/O space (where x is the Local Address Space number or Chip Select number, as appropriate).

**Notes:** For ISA Interface mode register settings, use the following:

- INTCSR Register Settings Table 5-3 and the INTCSR register description (Register 8-43)
- CNTRL Register Settings Table 5-4 and the CNTRL register description (Register 8-44)
- LASORR and LAS1RR Register Settings Table 5-5 and the LASxRR register descriptions (Registers 8-24 and 8-25)
- LAS0BA and LAS1BA Register Settings LASxBA register descriptions (Registers 8-29 and 8-30)
- LAS0BRD and LAS1BRD Register Settings Table 5-6 and the LASxBRD register descriptions (Registers 8-34 and 8-35)
- CS0BASE and CS1BASE Register Settings Section 6 and the CSxBASE register descriptions (Registers 8-39 and 8-40)

Local Base Addresses must be a multiple of the address space size (which is a power of 2) or 0h. This restriction may require increasing the range, lowering the base address, and adding a software offset to generate the desired ISA Interface addresses. Each of the Local Address Spaces should be configured to not overlap, by programming the Local Address Space Base Address registers (LASxBA) with unique base addresses.

Also, if either of the available chip selects CS[3:2]# are programmed to enable access to shared Local addresses, each might enable multiple devices. For example, if LW/R# is used for Space 2 read/write access and MEMRD# is used for ISA Interface Memory, and the Local Address Spaces overlap, a read of Space 0 could cause a simultaneous write to the shared Local Address in Space 2.

Table 5-3. INTCSR Register Settings in ISA Interface Mode

Bit	Description	Value after Serial EEPROM Load
9:0	Refer to the INTCSR register (Register 8-43).	-
12	ISA_MODE feature enabled. Must be set to 1.	1

Note: Serial EEPROM value of "x" represents "Don't Care."

Table 5-4. CNTRL Register Serial EEPROM Settings

Bit	Value	Description
5:0	x10x10b	Enable USER[1:0] as outputs for IORD# and IOWR#.
11:6	xxxxxxb	USER2/CS#2 and USER3/CS3# configuration.
13:12	00b	Must be 0 for PC platform.
14	1	Must be 1 for PCI r2.1 protocol.
15	х	Flush pending read for write.
16	х	Recommend 1 to enable Memory Read Ahead.
17	х	PCI Retries for Writes.
18	1	Disconnect PCI when Write FIFO is full.
22:19	3h to Fh	Used for reads only if CNTRL[14]=0. Used for writes only if CNTRL[18]=0.
31:23	00000000b	Refer to CNTRL register description (Register 8-44).

Table 5-5. LASORR and LAS1RR Register Serial EEPROM Settings

	a.		
Bit	Memory LAS0RR	I/O LAS1RR	Comments
0	0	1	Memory- or I/O-mapping.
1	0	0	-
2	0	х	I/O space size of 4 bytes, 1; otherwise, 0.
3	х	x	Memory, 1, unless not prefetchable. I/O, 1, only for space size of 4 or 8 bytes.
27:4	xxxxxxh	FFFFFxh	Range, I/O maximum is 256 bytes.
31:28	xxxxb	xxxxb	Don't Care.

Bit	Memory LAS0BRD	I/O LAS1BRD	Comments
0	0	0	Burst is disabled on the Local Bus.
1	1	1	Enable internal ready logic for ISA interface.
2	0	0	BTERM# feature is not used.
4:3	xxb	00b	Memory, non-zero Prefetch Count if bit [5]=1 for Read Ahead if CNTRL[16]=1.  I/O, prefetch disabled with bits [5:3]=100b.
5	1	1	Prefetch enabled for Memory Read Ahead.
10:6	00000b	00000b	No NRAD Read Address-to-Data wait states.
12:11	00b	00b	No NRDD Read Data-to-Data wait states.
14:13	00b	00b	No NXDA Data-to-Address wait states.
19:15	00000b	00000b	No NWAD Write Address-to-Data wait states.
21:20	00b	00b	No NWDD Write Data-to-Data wait states.
23:22	0xb	0xb	Bus width, 00b for 8-bit or 01b for 16-bit.
25:24	xxb	xxb	Big/Little Endian and byte ordering.
27:26	xxb	xxb	RD# strobe delay is not used in ISA spaces.
29:28	xxb	xxb	WR# strobe delay is not used in ISA spaces.
31:30	xxb	xxb	Write Cycle Hold is not used in ISA spaces.

Table 5-6. LAS0BRD and LAS1BRD Register Serial EEPROM Settings

#### 5.4 DESIGN CONSIDERATIONS

#### 5.4.1 Interrupts

Legacy ISA cards configure a particular IRQ for interrupt routing, typically selected using jumpers. The selected IRQ signal (if any) should be routed to one of the LINTi[2:1] input pins.

Legacy ISA systems use a positive edge-triggered interrupt controller input to latch the interrupt, and the legacy ISA device is not required to hold an interrupt request asserted until serviced (although it may). The LINTi[2:1] pins are configured by default as active-low level-triggered inputs, for which an interrupt clears when the interrupt source is de-asserted. However, for ISA compatibility, either or both of the LINT[2:1] inputs can be configured as positive edge-triggered latched inputs, for which an interrupt can be cleared only by software.

Refer to Section 7 for additional interrupt information. Refer to Section 9.2.1 for pull-up/pull-down resistor recommendations for the LINT[2:1]# pins.

## 5.4.2 Address and Control Signals

In Legacy ISA cards, addressing is determined on the card (typically by jumpers). A legacy ISA design also contains address decode/comparator circuitry to enable read/write access within a range of addresses. When converting an ISA slave design to PCI, often the ISA address generation and comparator circuitry can be removed as the PCI 9052 performs the address decoding. Also the legacy ISA address can be replaced by a programmed base address, with a more convenient value for software (*such* as 0).

Legacy ISA addresses, *such* as those for COM ports, are not available in PCI I/O space because typically the first 1 KB of I/O addresses are reserved for PC compatibility, and the host bridge does not forward accesses in this range to the PCI Bus. However, each Local Address Space can be configured to generate a specific Local Bus base address for a PCI access to the address in a PCIBAR register for a Local Address Space, by programming the address into the Local Base Address register (each Local base address must always be a multiple of the size of its Local Address Space). Therefore, while legacy ISA hardware can be

easily converted to a PCI 9052 design, any legacy ISA software for the design must be modified to obtain the base address PCI BIOS assigns, rather than use a fixed base address.

Often when converting an ISA slave design to PCI, additional chip select logic can be removed and replaced by PCI 9052 Chip Selects CS[3:2]#. With much of the front-end ISA logic removed, the simplicity of the core design may become apparent. Consideration should be given toward converting the design to a Non-ISA Interface mode Local Bus. Some advantages of Non-ISA Interface mode over ISA Interface mode are as follows:

- Bus width can be expanded to 32-bit
- CS[1:0]# chip select pins become available
- USER[1:0] general purpose I/O pins become available
- RD# and WR# strobe timing can be programmed
- Internal wait state generator can be used

In converting a legacy ISA design to PCI, ISA IORD# and IOWR# or MEMRD# and MEMWR# signals can be replaced with the PCI 9052 RD# and WR# signals. The ISA BALE address latch signal is the same as the ALE signal; however, the ADS# address strobe is recommended for address latching, because the pulse width is longer than BALE (which retains a shorter pulse width at 33 or 40 MHz than at 8 MHz). Legacy ISA CHRDY signaling can be inverted to drive the LRDYi# ready input signal, or ready logic can be eliminated by using the internal wait state generator if timing parameters are known and constant.

# 5.4.3 Ready Signaling Protocol and Timing

Converting a legacy ISA slave design to PCI 9052 ISA or Non-ISA Interface modes should include an analysis of the legacy ISA, PCI 9052 ISA Interface, and PCI 9052 Non-Multiplexed mode protocols and timings for optimal design. The ensuing sections summarize NOWS# and CHRDY signaling for legacy ISA slave devices, and NOWS# and CHRDY sampling by the PCI 9052 ISA Interface. For a description of PCI 9052 non-ISA LRDYi# sampling, refer to Section 2.2.4.1.

## 5.4.3.1 Legacy ISA

A standard ISA Bus cycle for 8-bit devices includes four wait states. ISA protocol for sampling CHRDY and NOWS# for 8-bit Memory and I/O devices is to not sample during the first data time, and sample on the falling clock edge during the second, third, and fourth data times. If NOWS# and CHRDY were not previously asserted together to end the cycle, sample CHRDY — not NOWS# (because standard 8-bit Memory and I/O cycles use four wait states and therefore can no longer be shortened) at the rising clock edge of the fifth and any additional data times.

A standard ISA bus cycle for 16-bit devices includes one wait state. ISA protocol for sampling CHRDY# and NOWS# for 16-bit Memory devices is to sample on the falling edge during the first data time, and if NOWS# and CHRDY were not previously asserted together to end the cycle, sample CHRDY — not NOWS# (because a standard 16-bit Memory cycle uses one wait state and therefore can no longer be shortened) at the rising clock edge of the second and any additional data times.

ISA protocol for sampling CHRDY for 16-bit I/O devices is to not sample during the first data time, and to sample CHRDY at the rising clock edge of the second and any additional data times. CHRDY is not sampled during the first data time, and NOWS# is ignored because only 16-bit Memory devices are allowed zero wait state operation.

#### 5.4.3.2 ISA Interface Mode

A standard 16-bit transaction lasts for three clock cycles, but can be extended by de-asserting CHRDY within one clock cycle after MEMRD#, MEMWR#, IORD#, or IOWR# assertion. A standard 8-bit transaction lasts for six clock cycles, but can be extended by de-asserting CHRDY within three clock cycles after MEMRD#, MEMWR#, IORD#, or IOWR# assertion.

A standard 16-bit Memory transaction lasts for three clock cycles, but can be shortened to two clock cycles by asserting both CHRDY and NOWS# within about one-half clock cycle after MEMRD# or MEMWR# assertion (one-half clock period, less command strobe output delay and NOWS# setup time). A standard 16-bit I/O transaction lasts for three clock cycles, but

can be shortened to two clock cycles by asserting both CHRDY and NOWS# prior to IORD# or IOWR# assertion at the falling edge of the clock. A standard 8-bit transaction lasts for six clock cycles, but can be shortened to as few as two clock cycles by asserting both CHRDY and NOWS# within two clock cycles after MEMRD#, MEMWR#, IORD#, or IOWR# assertion.

The NOWS# signal is clocked into an internal register on the falling edge of the clock. The internal state machine then samples the registered version of NOWS# on the next rising edge of the clock.

# 5.4.3.2.1 NOWS# Input Sampling

ISA protocol for reducing the number of wait states (from the default of four wait states for 8-bit transfers or one wait state for 16-bit transfers) during a Bus cycle is as follows – sample NOWS# halfway through the second data time as well as halfway through each subsequent data time, except for 16-bit memory accesses, in which case sampling begins halfway through the first data time (for possible zero wait state operation if both NOWS# and CHRDY are asserted). ISA protocol for 16-bit I/O transfers is to ignore NOWS#, and not compress such cycles.

The PCI 9052 samples its NOWS# input halfway through the first data time and halfway through each subsequent data time, for all accesses. This allows all accesses to be truly "zero wait state," even though ISA protocol allows Zero Wait State transfers for 16-bit Memory transactions only. Sampling of NOWS# during the first data time may cause conflict with ISA designs that expect the signal to be first sampled during the second data time for all 8-bit accesses, or which expect no sampling for 16-bit I/O accesses (providing a minimum of one wait state in either case). Usually there is no conflict, as ISA designs typically generate NOWS# from the command strobe along with the address, and PCI 9052 command strobe assertion occurs after the first NOWS# sampling (following BALE de-assertion) for 16-bit I/O and all 8-bit transactions.

If a conflict does exist, one solution is to assert NOWS# after the command strobe (MEMRD#, MEMWR#, IORD#, or IOWR#) is asserted, guaranteeing a minimum of one wait state. Another solution is to delay recognition of the NOWS# signal.

The circuit illustrated in Figure 5-1 may be incorporated into designs to delay recognition of the NOWS# signal. However, this circuit also adds a wait state to "zero wait state" 16-bit Memory accesses, or to other accesses where the NOWS# signal is dynamically asserted.

Using this circuit, when BALE is inactive (low), the signal to the PCI 9052 (the modified NOWS# signal) is unimportant. Once BALE goes active, for its half cycle duration, it presets the signal to the PCI 9052. The flip-flop is clocked with the rising edge of the Bus clock, so when NOWS# is asserted early, it is delayed one clock and therefore not sensed by the PCI 9052 until the ISA card expects it to be sensed.

Designers should look at the components involved to determine whether the system may benefit from early detection of NOWS#, or if this or some other method should be implemented to delay its detection.






Figure 5-1. Circuit for Delaying NOWS# Recognition


# 5.5 TIMING DIAGRAMS




Timing Diagram 5-1. 8-Bit Memory Read/Write Standard ISA Cycle (6 LCLK Shown)




Timing Diagram 5-2. 8-Bit Memory Read/Write Extended ISA Cycle (7 LCLK Shown)




Timing Diagram 5-3. 8-Bit Memory Read/Write Compressed ISA Cycle (3 LCLK Shown)




Timing Diagram 5-4. 8-Bit I/O Read/Write Standard ISA Cycle (6 LCLK Shown)




Timing Diagram 5-5. 8-Bit I/O Read/Write Extended ISA Cycle (7 LCLK Shown)




Timing Diagram 5-6. 8-Bit I/O Read/Write Compressed ISA Cycle (3 LCLK Shown)




Timing Diagram 5-7. 16-Bit Memory Read/Write Standard ISA Cycle (3 LCLK Shown)




Timing Diagram 5-8. 16-Bit Memory Read/Write Extended ISA Cycle (4 LCLK Shown)



Timing Diagram 5-9. 16-Bit Memory Read/Write Compressed ISA Cycle (2 LCLK Shown)



Timing Diagram 5-10. 16-Bit I/O Read/Write Standard ISA Cycle (3 LCLK Shown)



Timing Diagram 5-11. 16-Bit I/O Read/Write Extended ISA Cycle (4 LCLK Shown)

# 6 LOCAL CHIP SELECT

#### 6.1 OVERVIEW

The PCI 9052 provides four chip select outputs to selectively enable devices on its Local Bus. Each active-low chip select is programmable and independent of any local address space. Without this feature, external address decoding logic is required to implement chip selects.

# 6.2 CHIP SELECT BASE ADDRESS REGISTERS

There are four Chip Select Base Address registers. These registers control the four chip select pins on the PCI 9052. [For example, Chip Select 0 Base Address register (CS0BASE) controls CS0#, Chip Select 1 Base Address register (CS1BASE) controls CS1#, and so forth.]

Chip Select 0 and Chip Select 1 (CS0# and CS1#, respectively) are available in non-ISA Interface mode only (INTCSR[12]=0). In ISA Interface mode (INTCSR[12]=1), CS0BASE must be programmed to match valid LAS0RR and LAS0BA register configuration for ISA Memory (Space 0), and CS1BASE must be programmed to match valid LAS1RR and LAS1BA register configuration for ISA I/O (Space 1).

The Chip Select Base Address registers serve four purposes:

- To enable or disable chip select functions within the PCI 9052. If enabled, the chip select signal is active if the Local Bus Address falls within the address specified by the range and base address. If disabled, the chip select signal is not active.
- 2. To set the range of the Local Bus Addresses for which the chip select signal(s) is active.
- 3. To set the Local Base Address, at which the range starts.
- 4. To configure ISA interface logic when in ISA Interface mode, for access to Space 0 Memory and Space 1 I/O addresses.

The three rules used to program the Chip Select Base Address registers are as follows:

- 1. Range must be a power of 2 (only the most significant bit is 1).
- Base address must be a multiple of the range or 0
- Address range must be encompassed by one or more Local Address Spaces. Otherwise, the chip select decoder does not see addresses which have not been claimed by the PCI 9052 on behalf of a Local Address Space, and a chip select is not asserted.

Chip selects are not bound to any particular Local Address Space unless programmed accordingly in the CSxBASE, LASxRR, and LASxBA registers (where x is the Chip Select number or Local Address Space number, as appropriate).

Each 28-bit Chip Select Base Address register is programmed, as listed in the following table.

Table 6-1. Chip Select Base Address Register Signal Programming

MSB=27						LSB=0
XXXX	XXXX	XXXX	XXXX	XXXX	XXXX	XXXY

The Y bit (bit 0) enables or disables the chip select signal. X bits are used to determine the range and base address of where the CS# pin is asserted. To program the base and range, the X bits are set as follows:

- Device length or range is specified by the first bit set above the Y bit. Determined by setting a bit in the register, calculated by shifting the range value (a power of 2) one bit to the right (range divided by 2).
- Base Address is determined by the bit(s) set above the range bit. The address is not shifted from its original value. The base address uses all bits in the register above (to the left of) the range bit, and none of the bits in the register at or below (to the right of) the range bit.




Figure 6-1. Chip Select Base Address and Range

# 6.3 PROCEDURE FOR USING CHIP SELECT BASE ADDRESS REGISTERS

The following describes the procedure for using the Chip Select Base Address registers.

- 1. Determine the range in hex. The range must be a power of 2 (only the highest order bit is set).
- 2. Set a bit in the Chip Select Base Address register to specify the range. Calculate this value by shifting the range value one bit to the right (range divided by 2). Only one bit may be set to encode the range.
- 3. Determine the base address. The base address must be a multiple of the range [the base address cannot contain ones (1) at or below (to the right of) the encoded range bit]. Set the base address directly into the bits above the range bit. The base address is not shifted from its original value.
- 4. Set the Enable bit (bit 0) in the Chip Select Base Address register to 1.

# 6.3.1 Chip Select Base Address Register Programming Example

A 16 KB SRAM device is attached to the Local Bus and a chip select is provided. The base address is specified to be 24000h. The following figure illustrates this example.





Figure 6-2. Memory Map Example


- 1. Determine the range in hex and divide the value by 2 (*for example*, 16 KB is equivalent to 4000h, leaving the range encoding at 2000h).
- Determine the base address (for example, 24000h). Verify that the base address does not overwrite the range bit or any lower bits.
- 3. Set the base address into the bits above the range encoding. The base address is not shifted from its original value.
- 4. Set the Enable bit (bit 0).

The following is a complete example of setting the Chip Select Base Address register with a range of 4000h, a base address of 24000h, and enabled:

MSB						LSB
=						=
27						0
0000b	0000b	0010b	0110b	0000b	0000b	0001b

# 6.4 TIMING DIAGRAM





Note: CS[3:0]# Base Address is in the range of Spaces 3 through 0

Timing Diagram 6-1. Chip Select [3:0]#

THIS PAGE INTENTIONALLY LEFT BLANK.

# 7 PCI/LOCAL INTERRUPTS AND USER I/O

#### 7.1 OVERVIEW

The PCI 9052 provides two Local interrupt input pins (LINTi[2:1]) and a bit in the Interrupt Control/ Status register (INTCSR[7]) that can optionally trigger PCI interrupt INTA# output. The interrupt input pins have an associated register bit to enable or disable the pin (INTCSR[3, 0], respectively), and each has a Status bit to indicate whether an interrupt source is active (INTCSR[5, 2], respectively). The LINTi[2:1] pins are programmable for active-low or active-high polarity in the default Level-Sensitive mode. They can be optionally configured as a positive edge-triggered interrupt (such as for ISA compatibility).

Level-sensitive interrupts are cleared when the interrupt source is no longer active, or the interrupt input pin is disabled. Edge-triggered (latched) interrupts remain active until cleared by a software write, which either asserts the associated Interrupt Clear bit(s) (INTCSR[11 and/or 10]), or disables the interrupt input pin(s) (LINT[2:1]). INTA# output can also be de-asserted by clearing the PCI Interrupt Enable bit (INTCSR[6]=0).

#### 7.2 INTERRUPTS




Figure 7-1. Interrupt and Error Sources

#### 7.2.1 PCI Interrupts (INTA#)

A PCI 9052 PCI Interrupt (INTA#) can be asserted by Local Interrupt Input 2 or 1 (LINTi[2:1]), which are described in the next section. INTA# can also be asserted by setting the Software Interrupt bit (INTCSR[7]=1).

INTA# can be enabled or disabled (default configuration) in the PCI Interrupt Enable bit (INTCSR[6]). If a PCI interrupt is required, the PCI Interrupt Pin register must be set to a value of 1h at boot time by the serial EEPROM (PCIIPR[7:0]=1h), or chip default value 1h if a blank or no serial EEPROM is used, so that BIOS can route INTA# to an interrupt controller interrupt request (IRQ) input. BIOS writes the assigned IRQ number to the PCI Interrupt Line register (PCIILR). PCIILR register bit values are system-architecture specific.

An INTA# assertion generated from either LINTi[2:1] inputs, configured as level-sensitive interrupts, is cleared when one of the following occurs:

- · Interrupt source is no longer active
- Interrupt input pin(s) (LINTi[2:1]) is disabled
- PCI interrupts are disabled (INTCSR[6]=0)

Subsequent to disabling interrupts, if the Local interrupt input remains asserted and interrupts are re-enabled, another interrupt is generated.

An INTA# assertion generated from either LINTi[2:1] inputs, configured as edge-triggered interrupts, remains active regardless of the LINTi[2:1] input pin state, until the interrupt is cleared with a software write that performs one of the following:

- Asserts the associated Interrupt Clear bit(s) (INTCSR[11 and/or 10])
- Disables the interrupt input pin(s) (LINTi[2:1])
- Disables PCI interrupts (INTCSR[6]=0)

Subsequent to disabling interrupts, if interrupts are re-enabled, another interrupt is not generated (even if the LINTi[2:1] input state remains high) until the next low-to-high transition on the LINTi[2:1] input pin occurs.

A software interrupt can be enabled by setting the Software Interrupt bit (INTCSR[7]=1). INTA# is asserted if the PCI Interrupt Enable bit is also set (INTCSR[6]=1). INTA# output is subsequently de-asserted when the Software Interrupt bit or PCI Interrupt Enable bit is cleared (INTCSR[7 or 6]=0, respectively).

INTA# is a level output. If INTA# is asserted or de-asserted in response to LINTi[2:1] input, INTA# output timing is asynchronous to the PCI and Local clocks. If INTA# is asserted or de-asserted by software, INTA# output timing is referenced to a rising edge of the PCI clock.

Note: Regarding PLXMon, if PCI interrupts are enabled and the PCI 9052 generates an INTA#, the interrupt status displayed in PLXMon does not show the bit in the INTCSR runtime register as "active." This occurs because the PCI 9052 driver responds to the PCI interrupt and clears it. To test a PCI interrupt assertion and view active status with PLXMon, disable the PCI Interrupt Enable bit (INTCSR[6]=0), while keeping all other bit(s) required to generate the interrupt active. Then the driver does not see an INTA# assertion. After the screen is refreshed, following interrupt assertion, the active status can be seen in PLXMon.

# 7.2.2 Local Interrupt Input (LINTi[2:1])

The PCI 9052 provides two local interrupt input pins, LINTi[2:1]. The Local interrupts can be used to generate a PCI interrupt, and/or software can poll the Interrupt Status bit(s) (INTCSR[5 and/or 2]). LINTi[2:1] are programmable for active-low or active-high polarity (INTCSR[4, 1]) in the default Level-Sensitive mode (INTCSR[9, 8]=00b). Each pin can be optionally configured as a positive edge-triggered interrupt (INTCSR[8, 1, 0]=111b and INTCSR[9, 4, 3]=111b), such as, for ISA compatibility. Level-sensitive interrupts are cleared when the interrupt source is no longer active, or the interrupt input pin is disabled. Edge-triggered (latched) interrupts remain active until cleared by a software write, which asserts the associated Interrupt Clear bit(s) (INTCSR[11, 10]=11b), or disables the interrupt input pin (INTCSR[3, 0]=0). If the PCI Interrupt Enable bit is set (INTCSR[6]=1) and INTA# is asserted for a Local interrupt input assertion, INTA# can be de-asserted by clearing the PCI Interrupt Enable bit (INTCSR[6]=0).

PCI 9052 sampling of enabled LINTi[2:1] inputs, and INTA# output state changes (if PCI interrupts are enabled) in response to enabled LINT[2:1] input, are asynchronous to the PCI and Local clocks.

## 7.2.3 All Modes PCI SERR# (PCINMI)

The PCI 9052 asserts an SERR# pulse if Parity Error Response is enabled (PCICR[6]=1) and it detects an address parity error.

The SERR# output can be enabled or disabled with the SERR# Enable bit (PCICR[8]).


#### 7.3 USER I/O

The PCI 9052 supports four user I/O pins, USER[3:0]. All are multiplexed with other functional pins – USER0/WAITO#, USER1/LLOCKo#, USER2/CS2#, and USER3/CS3#. Pin configuration is defined by bits in the CNTRL register. The default functionality for each of these pins is USERx. Default I/O configuration for all USER[3:0] pins is input.


The PCI 9052 USER[3:0] I/O pins are active, regardless of whether the PCI 9052 owns the Local Bus.

It is recommended that unused USER I/O pins be configured as outputs, rather than the default setting as inputs; otherwise, input pins should be pulled to a known state.


# 7.4 TIMING DIAGRAMS




Timing Diagram 7-1. Local Level-Triggered LINTi/LINTi2 Asserting PCI Output INTA#



Timing Diagram 7-2. Local Edge-Triggered Interrupt Asserting PCI Interrupt



Timing Diagram 7-3. USER[3:0] as Inputs



Timing Diagram 7-4. USER[3:0] as Outputs

# 8 REGISTERS

# 8.1 REGISTER ADDRESS MAPPING

Table 8-1. PCI Configuration Registers

PCI Configuration Register	To ensure software compatibility with other versions of the PCI 9052 family and to ensure compatibility with future enhancements, write 0 to all unused bits.			i2 family		
Address	31 24	23 16	15 8	7 0	PCI Writable	Writable
00h	Devic	e ID	Vend	dor ID	N	Υ
04h	Stat	us	Com	mand	Υ	N
08h		Class Code		Revision ID	N	Y[31:8]
0Ch	Built-In Self Test (Not Supported)	Header Type	PCI Bus Latency Timer (Not Supported)	Cache Line Size	Y[7:0]	N
10h	PCI Base Addres	PCI Base Address 0 for Memory Accesses to Local Configuration Registers			Y	N
14h	PCI Base Add	PCI Base Address 1 for I/O Accesses to Local Configuration Registers			Y	N
18h	PCI Base	Address 2 for Access	ses to Local Address S	pace 0	Y	N
1Ch	PCI Base	Address 3 for Access	ses to Local Address S	pace 1	Y	N
20h	PCI Base	Address 4 for Access	ses to Local Address S	pace 2	Y	N
24h	PCI Base	Address 5 for Access	ses to Local Address S	pace 3	Y	N
28h	PCI Cardbu	s Information Structure	e (CIS) Pointer (Not St	upported)	N	N
2Ch	Subsyst	em ID	Subsystem	Nendor ID	N	Υ
30h		PCI Expansion ROM Base Address			Y	N
34h	Reserved		N	N		
38h	Reserved		N	N		
3Ch	Maximum Latency (Not Supported)	Minimum Grant (Not Supported)	Interrupt Pin	Interrupt Line	Y[7:0]	Y[15:8]

**Table 8-2. Local Configuration Registers** 

PCI (Offset from Local Base Address)	To ensure software compatibility with other versions of the PCI 9052 family and to ensure compatibility with future enhancements, write 0 to all unused bits.	PCI Writable	Serial EEPROM Writable
00h	Local Address Space 0 Range	Υ	Υ
04h	Local Address Space 1 Range	Υ	Υ
08h	Local Address Space 2 Range	Υ	Υ
0Ch	Local Address Space 3 Range	Υ	Υ
10h	Expansion ROM Range	Υ	Υ
14h	Local Address Space 0 Local Base Address (Remap)	Υ	Y
18h	Local Address Space 1 Local Base Address (Remap)	Υ	Υ
1Ch	Local Address Space 2 Local Base Address (Remap)	Υ	Y
20h	Local Address Space 3 Local Base Address (Remap)	Υ	Y
24h	Expansion ROM Local Base Address (Remap)	Υ	Y
28h	Local Address Space 0 Bus Region Descriptors	Υ	Y
2Ch	Local Address Space 1 Bus Region Descriptors	Υ	Y
30h	Local Address Space 2 Bus Region Descriptors	Υ	Y
34h	Local Address Space 3 Bus Region Descriptors	Υ	Y
38h	Expansion ROM Bus Region Descriptors	Υ	Y
3Ch	Chip Select 0 Base Address	Υ	Y
40h	Chip Select 1 Base Address	Υ	Y
44h	Chip Select 2 Base Address	Υ	Y
48h	Chip Select 3 Base Address	Υ	Υ
4Ch	Interrupt Control/Status	Υ	Υ
50h	User I/O, Direct Slave Response, Serial EEPROM, and Initialization Control	Υ	Υ

#### 8.2 PCI CONFIGURATION REGISTERS

All registers may be written to or read from using Byte, Word, or Lword accesses.

Register 8-1. (PCIIDR; 00h) PCI Configuration ID

Bit	Description	Read	Write	Value after Reset
15:0	<b>Vendor ID.</b> Identifies manufacturer of device. Defaults to the PCI SIG-issued Vendor ID of PLX, if blank or no serial EEPROM is present.	Yes	Serial EEPROM	10B5h
31:16	<b>Device ID.</b> Identifies particular device. Defaults to PLX part number for PCI interface chip if blank or no serial EEPROM is present.	Yes	Serial EEPROM	9050h

#### Register 8-2. (PCICR; 04h) PCI Command

Bit	Description	Read	Write	Value after Reset
0	I/O Space. Value of 1 allows the device to respond to I/O space accesses.  Value of 0 disables the device from responding to I/O space accesses.	Yes	Yes	0
1	<b>Memory Space.</b> Value of 1 allows the device to respond to Memory Space accesses. A value of 0 disables the device from responding to Memory Space accesses.	Yes	Yes	0
2	Master Enable. Not Supported.	Yes	No	0
3	Special Cycle. Not Supported.	Yes	No	0
4	Memory Write/Invalidate. Not Supported.	Yes	No	0
5	VGA Palette Snoop. Not Supported.	Yes	No	0
6	Parity Error Response. Value of 0 indicates a parity error is ignored and operation continues. Value of 1 indicates parity error response is enabled [PERR# and SERR#, if SERR# is enabled (PCICR[8]=1)]. Parity error is always signaled in PCISR[15].	Yes	Yes	0
7	Wait Cycle Control. Controls whether the device does address/data stepping.  Value of 0 indicates the device never does stepping. Value of 1 indicates the device always does stepping.  Note: Hardwired to 0.	Yes	No	0
8	SERR# Enable. Value of 1 enables the SERR# driver. Value of 0 disables the SERR# driver.	Yes	Yes	0
9	Fast Back-to-Back Enable. Indicates what type of fast back-to-back transfers a Master can perform on a bus. Value of 1 indicates fast back-to-back transfers can occur to any agent on the bus. Value of 0 indicates fast back-to-back transfers can occur only to the same agent as the previous cycle.	Yes	No	0
15:10	Reserved.	Yes	No	0h

#### Register 8-3. (PCISR; 06h) PCI Status

Bit	Description	Read	Write	Value after Reset
6:0	Reserved.	Yes	No	0h
7	Fast Back-to-Back Capable. Value of 1 indicates the adapter can accept fast back-to-back transactions. Value of 0 indicates the adapter cannot accept fast back-to-back transactions.	Yes	No	1
8	Master Data Parity Error Detected. Not Supported.	Yes	No	0
10:9	<b>DEVSEL Timing</b> . Indicates timing for DEVSEL# assertion. Value of 01b is medium.	Yes	No	01b
11	Signaled Target Abort. Value of 1 indicates the PCI 9052 signaled a Target Abort. Value of 1 clears the bit (0).	Yes	Yes/Clr	0
12	Received Target Abort. Value of 1 indicates the PCI 9052 received a Target Abort signal. <i>Not Supported.</i>	Yes	No	0
13	<b>Received Master Abort.</b> Value of 1 indicates the PCI 9052 received a Master Abort signal. <i>Not Supported.</i>	Yes	No	0
14	<b>Signaled System Error.</b> Value of 1 indicates the PCI 9052 reported a system error on the SERR# signal. Value of 1 clears the Error Status bit (0).	Yes	Yes/Clr	0
15	Detected Parity Error. Value of 1 indicates the PCI 9052 detected a PCI Bus parity error, even if parity error handling is disabled [the Parity Error Response bit in the Command register is clear (PCICR[6]=0)].  One of two conditions can cause this bit to be set when the PCI 9052 detects a parity error:  1) During a PCI Address phase; 2) When it was the Target of a write.  Writing 1 clears this bit to 0.	Yes	Yes/Clr	0

#### Register 8-4. (PCIREV; 08h) PCI Revision ID

Bit	Description	Read	Write	Value after Reset
7:0	Revision ID. PCI 9052 Silicon revision.	Yes	No	2h

**Note:** Software can distinguish the PCI 9052 from the PCI 9050 using this register value, which is 1h in the PCI 9050.

## Register 8-5. (PCICCR; 09-0Bh) PCI Class Code

Bit	Description	Read	Write	Value after Reset
7:0	Specific Register Level Programming Interface. None defined.	Yes	Serial EEPROM	00h
15:8	Subclass Encoding (80h). (Other Bridge Device).	Yes	Serial EEPROM	80h
23:16	Base Class Encoding. (Bridge Device).	Yes	Serial EEPROM	06h

#### Register 8-6. (PCICLSR; 0Ch) PCI Cache Line Size

Bit	Description	Read	Write	Value after Reset
7:0	<b>System Cache Line Size.</b> Specified in units of 32-bit Lwords. Can be written and read; however, the value does not affect PCI 9052 operation.	Yes	Yes	0h

#### Register 8-7. (PCILTR; 0Dh) PCI Bus Latency Timer

Bit	Description	Read	Write	Value after Reset
7:0	PCI Bus Latency Timer. Not Supported.	Yes	No	0h

#### Register 8-8. (PCIHTR; 0Eh) PCI Header Type

Bit	Description	Read	Write	Value after Reset
6:0	Configuration Layout Type. Specifies layout of registers 10h through 3Fh in configuration space. Header Type 0 is defined for all PCI devices other than PCI-to-PCI bridges (Header Type 1) and Cardbus bridges (Header Type 2).	Yes	No	0h
7	Multi-Function Device. Value of 1 indicates multiple (up to eight) functions (logical devices) each containing its own, individually addressable configuration space, 64 Lwords in size.  Note: Hardwired to 0 (that is, device is single function, as multi-function = false).	Yes	No	0

#### Register 8-9. (PCIBISTR; 0Fh) PCI Built-In Self Test (BIST)

Bit	Description	Read	Write	Value after Reset
7:0	Built-In Self Test. Value of 0 indicates device passed its test. Not Supported.	Yes	No	0h

Register 8-10. (PCIBAR0; 10h) PCI Base Address 0 for Memory Accesses to Local Configuration Registers

Bit	Description	Read	Write	Value after Reset
0	Memory Space Indicator. Value of 0 indicates the register maps into Memory space. Value of 1 indicates the register maps into I/O space.	Yes	No	0
	Note: Hardwired to 0.  Register Location. Values:			
2:1	00b = Locate anywhere in 32-bit Memory Address space 01b = PCl r2.1, Locate below 1-MB Memory Address space PCl r2.2, Reserved 10b = Locate anywhere in 64-bit Memory Address space 11b = Reserved Note: Hardwired to 0.	Yes	No	00b
3	Prefetchable. Value of 1 indicates there are no side effects on reads.  Note: Hardwired to 0.	Yes	No	0
6:4	Memory Base Address. Memory base address for access to Local Configuration registers (uses 128 bytes).  Note: Hardwired to 0.	Yes	No	000b
31:7	Memory Base Address. Memory base address for access to Local Configuration registers.	Yes	Yes	0h

Note: PCIBAR0 can be enabled or disabled by using CNTRL[13:12].

Register 8-11. (PCIBAR1; 14h) PCI Base Address 1 for I/O Accesses to Local Configuration Registers

Bit	Description	Read	Write	Value after Reset
0	Memory Space Indicator. Value of 0 indicates the register maps into Memory space. Value of 1 indicates the register maps into I/O space.  Note: Hardwired to 1.	Yes	No	1
1	Reserved.	Yes	No	0
6:2	I/O Base Address. Base Address for I/O access to Local Configuration registers (uses 128 bytes).  Note: Hardwired to 0.	Yes	No	0h
31:7	I/O Base Address. Base Address for I/O access to Local Configuration registers.	Yes	Yes	0h

Note: PCIBAR1 can be enabled or disabled by using CNTRL[13:12].

Register 8-12. (PCIBAR2; 18h) PCI Base Address 2 for Accesses to Local Address Space 0

Bit	Description	Read	Write	Value after Reset
0	Memory Space Indicator. Value of 0 indicates the register maps into Memory space. Value of 1 indicates the register maps into I/O space. (Specified in the LASORR register.)	Yes	No	0
2:1	Register Location (If Memory Space). Values:  00b = Locate anywhere in 32-bit Memory Address space  01b = PCl r2.1, Locate below 1-MB Memory Address space  PCl r2.2, Reserved  10b = Locate anywhere in 64-bit Memory Address space  11b = Reserved  (Specified in the LAS0RR register.)  If I/O Space, bit 1 is always 0 and bit 2 is included in the base address.	Yes	Mem: No I/O: Bit 1 No, Bit 2 Yes	00b
3	Prefetchable (If Memory Space). Value of 1 indicates there are no side effects on reads. Reflects value of LAS0RR[3] and provides only status to the system. Does not affect PCI 9052 operation. The associated Bus Region Descriptor register (LAS0BRD) controls prefetching functions of this address space.  If I/O Space, bit 3 is included in the base address.	Yes	Mem: No I/O: Yes	0
31:4	Base Address. Base address for access to Local Address Space 0.	Yes	Yes	0h

**Note:** If allocated, Local Address Space 0 can be enabled or disabled by setting or clearing LASOBA[0].

Register 8-13. (PCIBAR3; 1Ch) PCI Base Address 3 for Accesses to Local Address Space 1

Bit	Description	Read	Write	Value after Reset
0	Memory Space Indicator. Value of 0 indicates the register maps into Memory space. Value of 1 indicates the register maps into I/O space. (Specified in the LAS1RR register.)	Yes	No	0
2:1	Register Location. Values:  00b = Locate anywhere in 32-bit Memory Address space  01b = PCI r2.1, Locate below 1-MB Memory Address space  PCI r2.2, Reserved  10b = Locate anywhere in 64-bit Memory Address space  11b = Reserved  (Specified in the LAS1RR register.)  If I/O Space, bit 1 is always 0 and bit 2 is included in the base address.	Yes	Mem: No I/O: Bit 1 No, Bit 2 Yes	00b
3	Prefetchable (If Memory Space). Value of 1 indicates there are no side effects on reads. Reflects value of LAS1RR[3] and provides only status to the system. Does not affect PCI 9052 operation. The associated Bus Region Descriptor register (LAS1BRD) controls prefetching functions of this address space.  If I/O Space, bit 3 is included in base address.	Yes	Mem: No I/O: Yes	0
31:4	Base Address. Base address for access to Local Address Space 1.	Yes	Yes	0h

**Note:** If allocated, Local Address Space 1 can be enabled or disabled by setting or clearing LAS1BA[0].

Register 8-14. (PCIBAR4; 20h) PCI Base Address 4 for Accesses to Local Address Space 2

Bit	Description	Read	Write	Value after Reset
0	Memory Space Indicator. Value of 0 indicates the register maps into Memory space. Value of 1 indicates the register maps into I/O space. (Specified in the LAS2RR register.)	Yes	No	0
2:1	Register Location. Values:  00b = Locate anywhere in 32-bit Memory Address space  01b = PCl r2.1, Locate below 1-MB Memory Address space  PCl r2.2, Reserved  10b = Locate anywhere in 64-bit Memory Address space  11b = Reserved  (Specified in the LAS2RR register.)  If I/O Space, bit 1 is always 0 and bit 2 is included in the base address.	Yes	Mem: No I/O: Bit 1 No, Bit 2 Yes	00b
3	Prefetchable (If Memory Space). Value of 1 indicates there are no side effects on reads. Reflects value of LAS2RR[3] and provides only status to the system. Does not affect PCI 9052 operation. The associated Bus Region Descriptor register (LAS2BRD) controls prefetching functions of this address space.  If I/O Space, bit 3 is included in base address.	Yes	Mem: No I/O: Yes	0
31:4	Base Address. Base address for access to Local Address Space 2.	Yes	Yes	0h

**Note:** If allocated, Local Address Space 2 can be enabled or disabled by setting or clearing LAS2BA[0].

Register 8-15. (PCIBAR5; 24h) PCI Base Address 5 for Accesses to Local Address Space 3

Bit	Description	Read	Write	Value after Reset
0	Memory Space Indicator. Value of 0 indicates the register maps into Memory space. Value of 1 indicates the register maps into I/O space. (Specified in the LAS3RR register.)	Yes	No	0
2:1	Register Location. Values:  00b = Locate anywhere in 32-bit Memory Address space  01b = PCl r2.1, Locate below 1-MB Memory Address space  PCl r2.2, Reserved  10b = Locate anywhere in 64-bit Memory Address space  11b = Reserved  (Specified in the LAS3RR register.)  If I/O Space, bit 1 is always 0 and bit 2 is included in the base address.	Yes	Mem: No I/O: Bit 1 No, Bit 2 Yes	00b
3	Prefetchable (If Memory Space). Value of 1 indicates there are no side effects on reads. Reflects value of LAS3RR[3] and provides only status to the system. Does not affect PCI 9052 operation. The associated Bus Region Descriptor register (LAS3BRD) controls prefetching functions of this address space. If I/O Space, bit 3 is included in base address.	Yes	Mem: No I/O: Yes	0
31:4	Base Address. Base address for access to Local Address Space 3.	Yes	Yes	0h

**Note:** If allocated, Local Address Space 3 can be enabled or disabled by setting or clearing LAS3BA[0].

#### Register 8-16. (PCICIS; 28h) PCI Cardbus Information Structure Pointer

Bit	Description	Read	Write	Value after Reset
31:0	Cardbus Information Structure (CIS) Pointer for PC Cards. Not Supported.	Yes	No	0h

#### Register 8-17. (PCISVID; 2Ch) PCI Subsystem Vendor ID

Bit	Description	Read	Write	Value after Reset
15:0	Subsystem Vendor ID. Unique Add-in Board Vendor ID.  Note: PCISVID is a read-only register. However, a Configuration write to offset 2Ch overwrites the value in the PCI Interrupt Line register (PCIILR), possibly disabling PCI interrupt capability. (Refer to PCI 9052 Errata #3.)	Yes	Serial EEPROM	0h

#### Register 8-18. (PCISID; 2Eh) PCI Subsystem ID

Bit	Description	Read	Write	Value after Reset
15:0	Subsystem ID. Unique Add-in Board Device ID.  Note: PCISID is a read-only register. However, a Configuration write to offset 2Ch overwrites the value in the PCI Interrupt Line register (PCIILR), possibly disabling PCI interrupt capability. (Refer to PCI 9052 Errata #3.)	Yes	Serial EEPROM	0h

#### Register 8-19. (PCIERBAR; 30h) PCI Expansion ROM Base Address

Bit	Description	Read	Write	Value after Reset
0	Address Decode Enable. Value of 1 indicates a device accepts accesses to the Expansion ROM address. Value of 0 indicates a device does not accept accesses to Expansion ROM.	Yes	Yes	0
10:1	Reserved.	Yes	No	0h
31:11	Expansion ROM Base Address (upper 21 bits).	Yes	Yes	0h

#### Register 8-20. (PCIILR; 3Ch) PCI Interrupt Line

Bit	Description	Read	Write	Value after Reset
7:0	Interrupt Line Routing Value. Indicates to which system interrupt controller(s) input the interrupt line is connected. The PCI 9052 does not use this value, rather the value is used by device drivers and operating systems for priority and vector information. Values in this register are system-architecture specific. For x86-based PCs, the values in this register correspond to IRQ numbers (0 through 15) of the standard dual 8259 interrupt controller configuration. The value 255 is defined as "unknown" or "no connection" to the interrupt controller. Values 15 through 255 are <i>reserved</i> .	Yes	Yes	0h

## Register 8-21. (PCIIPR; 3Dh) PCI Interrupt Pin

Bit	Description	Read	Write	Value after Reset
7:0	Interrupt Pin Register. Indicates which interrupt pin the device uses. The following values are decoded:  0h = No Interrupt Pin  1h = INTA#  2h = INTB#  3h = INTC#  4h = INTD#  The PCI 9052 supports only INTA#. Because PCIHTR[7]=0, values 2h, 3h, and 4h have no meaning. All other values (05h through FFh) are reserved by PCI r2.2.	Yes	Serial EEPROM	1h

#### Register 8-22. (PCIMGR; 3Eh) PCI Minimum Grant

Bit	Description	Read	Write	Value after Reset
7:0	<b>Min_Gnt.</b> Specifies the necessary length of a burst period device, assuming a clock rate of 33 MHz. Value is a multiple of 1/4 $\mu$ s increments. <b>Not Supported.</b>	Yes	No	0h

#### Register 8-23. (PCIMLR; 3Fh) PCI Maximum Latency

Bit	Description	Read	Write	Value after Reset
7:0	<b>Max_Lat.</b> Specifies how often the device must gain access to the PCI Bus. Value is a multiple of 1/4 μs increments. <b>Not Supported.</b>	Yes	No	0h

#### 8.3 LOCAL CONFIGURATION REGISTERS

Register 8-24. (LAS0RR; 00h) Local Address Space 0 Range

Bit	Description	Read	Write	Value after Reset
0	<b>Memory Space Indicator.</b> Value of 0 indicates Local Address Space 0 maps into PCI Memory space. Value of 1 indicates Local Address Space 0 maps into PCI I/O space.	Yes	Yes	0
2:1	When mapped into Memory space, encoding is as follows:  00b = Locate anywhere in 32-bit PCI Address space  01b = PCI r2.1, Locate below 1-MB Memory Address space  PCI r2.2, Reserved  10b = Locate anywhere in 64-bit PCI Address space  11b = Reserved  When mapped into I/O space, bit 1 must be set to 0.  Bit 2 is included with bits [27:3] to indicate the decoding range.	Yes	Yes	00b
3	When mapped into Memory space, writing 1 indicates reads are prefetchable (does not affect PCI 9052 operation, but is used for system status).  When mapped into I/O space, it is included with bits [27:2] to indicate the decoding range.	Yes	Yes	0
27:4	Specifies which PCI Address bits to use for decoding a PCI access to Local Address Space 0. Each bit corresponds to a PCI Address bit. Bit 27 corresponds to address bit 27. Write 1 to all bits that are to be included in decode and 0 to all others (used in conjunction with PCIBAR2). Default is 1 MB.  Notes: Range (not Range register) must be power of 2. "Range register value" is two's complement of range.  User should limit each I/O-mapped space to 256 bytes per PCI r2.2.	Yes	Yes	FF0000h
31:28	Reserved. (PCI Address bits [31:28] are always included in decoding.)	Yes	No	0h

## Register 8-25. (LAS1RR; 04h) Local Address Space 1 Range

Bit	Description	Read	Write	Value after Reset
0	Memory Space Indicator. Value of 0 indicates Local Address Space 1 maps into PCI Memory space. Value of 1 indicates Local Address Space 1 maps into PCI I/O space.	Yes	Yes	0
2:1	When mapped into Memory space, encoding is as follows:  00b = Locate anywhere in 32-bit PCI Address space  01b = PCI r2.1, Locate below 1-MB Memory Address space  PCI r2.2, Reserved  10b = Locate anywhere in 64-bit PCI Address space  11b = Reserved  When mapped into I/O space, bit 1 must be set to 0.  Bit 2 is included with bits [27:3] to indicate the decoding range.	Yes	Yes	00Ь
3	When mapped into Memory space, writing 1 indicates reads are prefetchable (does not affect PCI 9052 operation, but is used for system status). When mapped into I/O space, it is included with bits [27:2] to indicate the decoding range.	Yes	Yes	0
27:4	Specifies which PCI Address bits to use for decoding a PCI access to Local Address Space 1. Each bit corresponds to a PCI Address bit. Bit 27 corresponds to address bit 27. Write 1 to all bits that are to be included in decode and 0 to all others (used in conjunction with PCIBAR3).  Notes: Range (not Range register) must be power of 2. "Range register value" is two's complement of range.  User should limit each I/O-mapped space to 256 bytes per PCI r2.2.	Yes	Yes	Oh
31:28	Reserved. (PCI Address bits [31:28] are always included in decoding.)	Yes	No	0h

## Register 8-26. (LAS2RR; 08h) Local Address Space 2 Range

Bit	Description	Read	Write	Value after Reset
0	Memory Space Indicator. Value of 0 indicates Local Address Space 2 maps into PCI Memory space. Value of 1 indicates Local Address Space 2 maps into PCI I/O space.	Yes	Yes	0
2:1	When mapped into Memory space, encoding is as follows:  00b = Locate anywhere in 32-bit PCI Address space  01b = PCI r2.1, Locate below 1-MB Memory Address space  PCI r2.2, Reserved  10b = Locate anywhere in 64-bit PCI Address space  11b = Reserved  When mapped into I/O space, bit 1 must be set to 0.  Bit 2 is included with bits [27:3] to indicate the decoding range.	Yes	Yes	00b
3	When mapped into Memory space, writing 1 indicates reads are prefetchable (does not affect PCI 9052 operation, but is used for system status). When mapped into I/O space, it is included with bits [27:2] to indicate the decoding range.	Yes	Yes	0
27:4	Specifies which PCI Address bits to use for decoding a PCI access to Local Address Space 2. Each bit corresponds to a PCI Address bit. Bit 27 corresponds to address bit 27. Write 1 to all bits that are to be included in decode and 0 to all others (used in conjunction with PCIBAR4).  Notes: Range (not Range register) must be power of 2. "Range register value" is two's complement of range.  User should limit each I/O-mapped space to 256 bytes per PCI r2.2.	Yes	Yes	0h
31:28	Reserved. (PCI Address bits [31:28] are always included in decoding.)	Yes	No	0h

# Register 8-27. (LAS3RR; 0Ch) Local Address Space 3 Range

Bit	Description	Read	Write	Value after Reset
0	<b>Memory Space Indicator.</b> Value of 0 indicates Local Address Space 3 maps into PCI Memory space. Value of 1 indicates Local Address Space 3 maps into PCI I/O space.	Yes	Yes	0
2:1	When mapped into Memory space, encoding is as follows:  00b = Locate anywhere in 32-bit PCI Address space  01b = PCI r2.1, Locate below 1-MB Memory Address space  PCI r2.2, Reserved  10b = Locate anywhere in 64-bit PCI Address space  11b = Reserved  When mapped into I/O space, bit 1 must be set to 0.  Bit 2 is included with bits [27:3] to indicate the decoding range.	Yes	Yes	00Ь
3	When mapped into Memory space, writing 1 indicates reads are prefetchable (does not affect PCI 9052 operation, but is used for system status). When mapped into I/O space, it is included with bits [27:2] to indicate the decoding range.	Yes	Yes	0
27:4	Specifies which PCI Address bits to use for decoding a PCI access to Local Address Space 3. Each bit corresponds to a PCI Address bit. Bit 27 corresponds to address bit 27. Write 1 to all bits that are to be included in decode and 0 to all others (used in conjunction with PCIBAR5).  Notes: Range (not Range register) must be power of 2. "Range register value" is two's complement of range.  User should limit each I/O-mapped space to 256 bytes per PCI r2.2.	Yes	Yes	0h
31:28	Reserved. (PCI Address bits [31:28] are always included in decoding.)	Yes	No	0h

## Register 8-28. (EROMRR; 10h) Expansion ROM Range

Bit	Description	Read	Write	Value after Reset
0	Address Decode Enable. Enabled only from serial EEPROM. To disable, set the PCI Expansion ROM Address Decode Enable bit to 0 (PCIERBAR[0]=0).	No	Serial EEPROM Only	0
10:1	Reserved.	Yes	No	0h
27:11	Specifies PCI Address bits used to decode PCI-to-Local Bus Expansion ROM. Each of the bits corresponds to an Address bit. Value of 1 indicates the bits should be included in decode. Write a value of 0 to all others (used in conjunction with PCIERBAR). Default is 64 KB; minimum range, if enabled, is 2 KB, and maximum range allowed by PCI r2.2 is 16 MB.  Notes: Range (not Range register) must be power of 2. "Range register value" is two's complement of range.  EROMRR should normally be programmed by way of the serial EEPROM to a value of 0h, unless Expansion ROM is present on the Local Bus. If the value is not 0h (default value is 64 KB), system BIOS may attempt to allocate Expansion ROM address space and then access it at the local base address specified in EROMBA (default value is 1 MB) to determine whether the Expansion ROM image is valid. If the image is not valid, as defined in Section 6.3.1.1 (PCI Expansion ROM Header Format) of PCI r2.2, the system BIOS unmaps the Expansion ROM address space it initially allocated, by writing 0h to PCIERBAR[31:0].	Yes	Yes	111111111111100000b
31:28	Reserved. (PCI Address bits [31:28] are always included in decoding.)	Yes	No	1111b

#### Register 8-29. (LAS0BA; 14h) Local Address Space 0 Local Base Address (Remap)

Bit	Description	Read	Write	Value after Reset
0	Space 0 Enable. Value of 1 enables decoding of PCI addresses for Direct Slave access to Local Address Space 0. Value of 0 disables decoding.  Note: PCIBAR2 can be enabled or disabled by setting or clearing this bit.	Yes	Yes	0
1	Reserved.	Yes	Yes	0
3:2	If Local Address Space 0 is mapped into Memory space, bits are not used. When mapped into I/O space, included with bits [27:4] for remapping.	Yes	Yes	00b
27:4	Remap PCI Address to Local Address Space 0 into Local Address Space. Bits in this register remap (replace) PCI Address bits used in decode as Local Address bits.  Note: Remap Address value must be a multiple of the Range (not the	Yes	Yes	0h
	Range register).			
31:28	Reserved. (Local Address bits [31:28] do not exist in the PCI 9052.)	Yes	No	0h

#### Register 8-30. (LAS1BA; 18h) Local Address Space 1 Local Base Address (Remap)

Bit	Description	Read	Write	Value after Reset
0	Space 1 Enable. Value of 1 enables decoding of PCI addresses for Direct Slave access to Local Address Space 1. Value of 0 disables decoding.  Note: PCIBAR3 can be enabled or disabled by setting or clearing this bit.	Yes	Yes	0
1	Reserved.	Yes	Yes	0
3:2	If Local Address Space 1 is mapped into Memory space, bits are not used. When mapped into I/O space, included with bits [27:4] for remapping.	Yes	Yes	00b
27:4	Remap PCI Address to Local Address Space 1 into Local Address Space. Bits in this register remap (replace) PCI Address bits used in decode as Local Address bits.	Yes	Yes	0h
	<b>Note</b> : Remap Address value must be a multiple of the Range ( <b>not</b> the Range register).			
31:28	Reserved. (Local Address bits [31:28] do not exist in the PCI 9052.)	Yes	No	0h

#### Register 8-31. (LAS2BA; 1Ch) Local Address Space 2 Local Base Address (Remap)

Bit	Description	Read	Write	Value after Reset
0	Space 2 Enable. Value of 1 enables decoding of PCI addresses for Direct Slave access to Local Address Space 2. Value of 0 disables decoding.  Note: PCIBAR4 can be enabled or disabled by setting or clearing this bit.	Yes	Yes	0
1	Reserved.	Yes	No	0
3:2	If Local Address Space 2 is mapped into Memory space, bits are not used. When mapped into I/O space, included with bits [27:4] for remapping.	Yes	Yes	00b
27:4	Remap PCI Address to Local Address Space 2 into Local Address Space. Bits in this register remap (replace) PCI Address bits used in decode as Local Address bits.	Yes	Yes	0h
	<b>Note:</b> Remap Address value must be a multiple of the Range ( <b>not</b> the Range register).			
31:28	Reserved. (Local Address bits [31:28] do not exist in the PCI 9052.)	Yes	No	0h

#### Register 8-32. (LAS3BA; 20h) Local Address Space 3 Local Base Address (Remap)

Bit	Description	Read	Write	Value after Reset
0	Space 3 Enable. Value of 1 enables decoding of PCI addresses for Direct Slave access to Local Address Space 3. Value of 0 disables decoding.  Note: PCIBAR5 can be enabled or disabled by setting or clearing this bit.	Yes	Yes	0
1	Reserved.	Yes	No	0
3:2	If Local Address Space 3 is mapped into Memory space, bits are not used. When mapped into I/O space, included with bits [27:4] for remapping.	Yes	Yes	00b
27:4	Remap PCI Address to Local Address Space 3 into Local Address Space.  Bits in this register remap (replace) PCI Address bits used in decode as Local Address bits.  Note: Remap Address value must be a multiple of the Range (not the Range register).	Yes	Yes	Oh
31:28	Reserved. (Local Address bits [31:28] do not exist in the PCI 9052.)	Yes	No	0h

#### Register 8-33. (EROMBA; 24h) Expansion ROM Local Base Address (Remap)

Bit	Description	Read	Write	Value after Reset	
10:0	Reserved.	Yes	No	0h	
27:11	Remap PCI Expansion ROM Space into Local Address Space. Bits in this register remap (replace) the PCI Address bits used in decode as Local Address bits. Default base is 1 MB.	Yes	Yes	00000001000000000b	
	<b>Note:</b> Remap Address value must be a multiple of the Range ( <b>not</b> the Range register).				
31:28	Reserved. (Local Address bits [31:28] do not exist in the PCI 9052.)	Yes	No	0h	

Register 8-34. (LAS0BRD; 28h) Local Address Space 0 Bus Region Descriptors

Bit	Description	Read	Write	Value after Reset
0	<b>Burst Enable.</b> Value of 1 indicates bursting is enabled. Value of 0 indicates bursting is disabled. Bursting occurs if the prefetch count is not equal to 00b.	Yes	Yes	0
1	<b>LRDYi# Input Enable.</b> Value of 1 indicates enabled. Value of 0 indicates disabled.	Yes	Yes	0
2	BTERM# Input Enable. Value of 1 indicates BTERM# Input is enabled. Value of 0 indicates BTERM# input is disabled. Burst length limited to four Lwords.	Yes	Yes	0
4:3	Prefetch Count. Number of Lwords to prefetch during Memory Read cycle. Used only if bit 5 is high (prefetch count enabled). Values:  00b = Do not prefetch. Only read bytes specified by C/BE lines.  01b = Prefetch 4 Lwords if bit 5 is set.  10b = Prefetch 8 Lwords if bit 5 is set.  11b = Prefetch 16 Lwords if bit 5 is set.	Yes	Yes	00b
5	Prefetch Count Enable. Value of 1 prefetches up to the number of Lwords specified in the prefetch count. Value of 0 ignores the count and prefetching continues until terminated by the PCI Bus. To disable prefetch, enable the Prefetch Counter and set the prefetch count to 0 (LASOBRD[5:3]=100b).	Yes	Yes	0
10:6	NRAD Wait States. Number of Read Address-to-Data wait states (0-31). (Wait states between the Address cycle and first Read Data cycle.)	Yes	Yes	0h
12:11	NRDD Wait States. Number of Read Data-to-Data wait states (0-3). (Wait states between consecutive Data cycles of a Burst read.)	Yes	Yes	00b
14:13	NXDA Wait States. Number of Read/Write Data-to-Address wait states (0-3). (Wait states between consecutive bus requests. NXDA wait states are only inserted after the last Data transfer of a Direct Slave access.)	Yes	Yes	00b
19:15	NWAD Wait States. Number of Write Address-to-Data wait states (0-31).  LAD Bus data is valid during NWAD wait states. (Wait states between the Address cycle and first Write Data cycle.)	Yes	Yes	0h
21:20	NWDD Wait States. Number of Write Data-to-Data wait states (0-3). (Wait states between consecutive Data cycles of a Burst write.)	Yes	Yes	00b
23:22	Bus Width. Values: 00b = 8-bit 01b = 16-bit 10b = 32-bit 11b = Reserved	Yes	Yes	10b
24	Byte Ordering. Value of 1 indicates Big Endian. Value of 0 indicates Little Endian.	Yes	Yes	0
25	Big Endian Byte Lane Mode. Value of 1 indicates that in Big Endian mode byte lanes, [31:16] be used for a 16-bit Local Bus, and byte lane [31:24] for an 8-bit Local Bus. Value of 0 indicates that in Big Endian mode byte lanes, [15:0] be used for a 16-bit Local Bus, and byte lane [7:0] for an 8-bit Local Bus.	Yes	Yes	0
27:26	Read Strobe Delay. Number of clocks from beginning of cycle until RD# strobe is asserted (0-3). Value must be ≤ NRAD for RD# to be asserted.	Yes	Yes	00b
29:28	Write Strobe Delay. Number of clocks from beginning of cycle until WR# strobe is asserted (0-3). Value must be ≤ NWAD for WR# to be asserted.	Yes	Yes	00b
31:30	Write Cycle Hold. Number of clocks from WR# de-assertion until end of cycle (0-3). Data (LAD[31:0]) remains valid, and BLAST# remains asserted, during Write Cycle Hold bus cycles.	Yes	Yes	00b

**Note:** In ISA Interface mode (MODE=0, INTCSR[12]=1), bits [23, 21:6, 2, 0] must be 0, and bit 1 must be 1.

Register 8-35. (LAS1BRD; 2Ch) Local Address Space 1 Bus Region Descriptors

Bit	Description	Read	Write	Value after Reset
0	<b>Burst Enable.</b> Value of 1 indicates bursting is enabled. Value of 0 indicates bursting is disabled. Bursting occurs if the prefetch count is not equal to 00b.	Yes	Yes	0
1	<b>LRDYi# Input Enable.</b> Value of 1 indicates enabled. Value of 0 indicates disabled.	Yes	Yes	0
2	BTERM# Input Enable. Value of 1 indicates BTERM# input is enabled. Value of 0 indicates BTERM# input is disabled. Burst length limited to four Lwords.	Yes	Yes	0
4:3	Prefetch Count. Number of Lwords to prefetch during Memory Read cycle. Used only if bit 5 is high (prefetch count enabled). Values:  00b = Do not prefetch. Only read bytes specified by C/BE lines.  01b = Prefetch 4 Lwords if bit 5 is set.  10b = Prefetch 8 Lwords if bit 5 is set.  11b = Prefetch 16 Lwords if bit 5 is set.	Yes	Yes	00b
5	Prefetch Count Enable. Value of 1 prefetches up to the number of Lwords specified in the prefetch count. Value of 0 ignores the count and prefetching continues until terminated by the PCI Bus. To disable prefetch, enable the Prefetch Counter and set the prefetch count to 0 (LAS1BRD[5:3]=100b).	Yes	Yes	0
10:6	NRAD Wait States. Number of Read Address-to-Data wait states (0-31). (Wait states between the Address cycle and first Read Data cycle.)	Yes	Yes	0h
12:11	NRDD Wait States. Number of Read Data-to-Data wait states (0-3). (Wait states between consecutive Data cycles of a Burst read.)	Yes	Yes	00b
14:13	NXDA Wait States. Number of Read/Write Data-to-Address wait states (0-3). (Wait states between consecutive bus requests. NXDA wait states are only inserted after the last Data transfer of a Direct Slave access.)	Yes	Yes	00b
19:15	NWAD Wait States. Number of Write Address-to-Data wait states (0-31).  LAD Bus data is valid during NWAD wait states. (Wait states between the Address cycle and first Write Data cycle.)	Yes	Yes	0h
21:20	NWDD Wait States. Number of Write Data-to-Data wait states (0-3). (Wait states between consecutive Data cycles of a Burst write.)	Yes	Yes	00b
23:22	Bus Width. Values: 00b = 8-bit 01b = 16-bit 10b = 32-bit 11b = Reserved	Yes	Yes	10b
24	Byte Ordering. Value of 1 indicates Big Endian. Value of 0 indicates Little Endian.	Yes	Yes	0
25	Big Endian Byte Lane Mode. Value of 1 indicates that in Big Endian mode byte lanes, [31:16] be used for a 16-bit Local Bus, and byte lane [31:24] for an 8-bit Local Bus. Value of 0 indicates that in Big Endian mode byte lanes, [15:0] be used for a 16-bit Local Bus, and byte lane [7:0] for an 8-bit Local Bus.	Yes	Yes	0
27:26	Read Strobe Delay. Number of clocks from beginning of cycle until RD# strobe is asserted (0-3). Value must be ≤ NRAD for RD# to be asserted.	Yes	Yes	00b
29:28	Write Strobe Delay. Number of clocks from beginning of cycle until WR# strobe is asserted (0-3). Value must be ≤ NWAD for WR# to be asserted.	Yes	Yes	00b
31:30	Write Cycle Hold. Number of clocks from WR# de-assertion until end of cycle (0-3). Data (LAD[31:0]) remains valid, and BLAST# remains asserted, during Write Cycle Hold bus cycles.	Yes	Yes	00b

**Note:** In ISA Interface mode (MODE=0, INTCSR[12]=1), bits [23, 21:6, 4:2, 0] must be 0, and bits [5, 1] must be 1.

## Register 8-36. (LAS2BRD; 30h) Local Address Space 2 Bus Region Descriptors

Description	Read	Write	Value after Reset
<b>Burst Enable.</b> Value of 1 indicates bursting is enabled. Value of 0 indicates bursting is disabled. Bursting occurs if the prefetch count is not equal to 00b.	Yes	Yes	0
<b>LRDYi# Input Enable.</b> Value of 1 indicates enabled. Value of 0 indicates disabled.	Yes	Yes	0
<b>BTERM# Input Enable.</b> Value of 1 indicates BTERM# input is enabled. Value of 0 indicates BTERM# input is disabled. Burst length limited to four Lwords.	Yes	Yes	0
Prefetch Count. Number of Lwords to prefetch during Memory Read cycle. Used only if bit 5 is high (prefetch count enabled). Values: 00b = Do not prefetch. Only read bytes specified by C/BE lines. 01b = Prefetch 4 Lwords if bit 5 is set. 10b = Prefetch 8 Lwords if bit 5 is set. 11b = Prefetch 16 Lwords if bit 5 is set.	Yes	Yes	00b
<b>Prefetch Count Enable.</b> Value of 1 prefetches up to the number of Lwords specified in the prefetch count. Value of 0 ignores the count and prefetching continues until terminated by the PCI Bus. To disable prefetch, enable the Prefetch Counter and set the prefetch count to 0 (LAS2BRD[5:3]=100b).	Yes	Yes	0
NRAD Wait States. Number of Read Address-to-Data wait states (0-31). (Wait states between the Address cycle and first Read Data cycle.)	Yes	Yes	0h
NRDD Wait States. Number of Read Data-to-Data wait states (0-3). (Wait states between consecutive Data cycles of a Burst read.)	Yes	Yes	00b
NXDA Wait States. Number of Read/Write Data-to-Address wait states (0-3). (Wait states between consecutive bus requests. NXDA wait states are only inserted after the last Data transfer of a Direct Slave access.)	Yes	Yes	00b
<b>NWAD Wait States.</b> Number of Write Address-to-Data wait states (0-31). LAD Bus data is valid during NWAD wait states. (Wait states between the Address cycle and first Write Data cycle.)	Yes	Yes	0h
NWDD Wait States. Number of Write Data-to-Data wait states (0-3). (Wait states between consecutive Data cycles of a Burst write.)	Yes	Yes	00b
Bus Width. Values: 00b = 8-bit 01b = 16-bit 10b = 32-bit 11b = Reserved	Yes	Yes	10b
<b>Byte Ordering.</b> Value of 1 indicates Big Endian. Value of 0 indicates Little Endian.	Yes	Yes	0
<b>Big Endian Byte Lane Mode.</b> Value of 1 indicates that in Big Endian mode byte lanes, [31:16] be used for a 16-bit Local Bus, and byte lane [31:24] for an 8-bit Local Bus. Value of 0 indicates that in Big Endian mode byte lanes, [15:0] be used for a 16-bit Local Bus, and byte lane [7:0] for an 8-bit Local Bus.	Yes	Yes	0
Read Strobe Delay. Number of clocks from beginning of cycle until RD# strobe is asserted (0-3). Value must be ≤ NRAD for RD# to be asserted.	Yes	Yes	00b
Write Strobe Delay. Number of clocks from beginning of cycle until WR# strobe is asserted (0-3). Value must be ≤ NWAD for WR# to be asserted.	Yes	Yes	00b
Write Cycle Hold. Number of clocks from WR# de-assertion until end of cycle (0-3). Data (LAD[31:0]) remains valid, and BLAST# remains asserted, during Write Cycle Hold bus cycles.	Yes	Yes	00b
	Burst Enable. Value of 1 indicates bursting is enabled. Value of 0 indicates bursting is disabled. Bursting occurs if the prefetch count is not equal to 00b.  LRDYi# Input Enable. Value of 1 indicates enabled. Value of 0 indicates disabled.  BTERM# input Enable. Value of 1 indicates BTERM# input is enabled. Value of 0 indicates BTERM# input is disabled. Burst length limited to four Lwords.  Prefetch Count. Number of Lwords to prefetch during Memory Read cycle. Used only if bit 5 is high (prefetch count enabled). Values:  00b = Do not prefetch. Only read bytes specified by C/BE lines.  01b = Prefetch 4 Lwords if bit 5 is set.  10b = Prefetch 8 Lwords if bit 5 is set.  11b = Prefetch 16 Lwords if bit 5 is set.  Prefetch Count Enable. Value of 1 prefetches up to the number of Lwords specified in the prefetch count. Value of 0 ignores the count and prefetching continues until terminated by the PCI Bus. To disable prefetch, enable the Prefetch Counter and set the prefetch count to 0 (LAS2BRD[5:3]=100b).  NRAD Wait States. Number of Read Address-to-Data wait states (0-31). (Wait states between the Address cycle and first Read Data cycle.)  NRDD Wait States. Number of Read Data-to-Data wait states (0-3). (Wait states between consecutive Data cycles of a Burst read.)  NXDA Wait States. Number of Read/Write Data-to-Address wait states (0-3). (Wait states between consecutive bus requests. NXDA wait states are only inserted after the last Data transfer of a Direct Slave access.)  NWAD Wait States. Number of Write Address-to-Data wait states (0-31). LAD Bus data is valid during NWAD wait states. (Wait states between the Address cycle of a Burst write.)  Bus Width. Values:  00b = 8-bit  01b = 16-bit  10b = 32-bit  11b = Reserved  Byte Ordering. Value of 1 indicates Big Endian. Value of 0 indicates Little Endian.  Big Endian Byte Lane Mode. Value of 1 indicates that in Big Endian mode byte lanes, [31:16] be used for a 16-bit Local Bus, and byte lane [7:0] for an 8-bit Local Bus. Value of 0 indicates that in Big Endian mode	Burst Enable. Value of 1 indicates bursting is enabled. Value of 0 indicates bursting is disabled. Bursting occurs if the prefetch count is not equal to 00b.  LRDYi# Input Enable. Value of 1 indicates enabled. Value of 0 indicates disabled.  BTERM# Input Enable. Value of 1 indicates BTERM# input is enabled. Value of 0 indicates BTERM# input is disabled. Burst length limited to four Lwords.  Prefetch Count. Number of Lwords to prefetch during Memory Read cycle. Used only if bit 5 is high (prefetch count enabled). Values:  O0b = Do not prefetch. Only read bytes specified by C/BE lines. O0b = Do not prefetch. Only read bytes specified by C/BE lines. O1b = Prefetch 16 Lwords if bit 5 is set.  Prefetch Count Enable. Value of 1 prefetches up to the number of Lwords specified in the prefetch ocunt. Value of 0 ignores the count and prefetching continues until terminated by the PCI Bus. To disable prefetch, enable the Prefetch Counter and set the prefetch count to 0 (LAS2BRD[5:3]=100b).  NRAD Wait States. Number of Read Address-to-Data wait states (0-31). (Wait states between the Address cycle and first Read Data cycle.)  NXDA Wait States. Number of Read Data-to-Data wait states (0-3). (Wait states between consecutive bata cycles of a Burst read.)  NXDA Wait States. Number of Read/Write Data-to-Address wait states (0-3). (Wait states between consecutive bus requests. NXDA wait states are only inserted after the last Data transfer of a Direct Slave access.)  NWAD Wait States. Number of Write Address-to-Data wait states (0-31). LAD Bus data is valid during NWAD wait states. (Wait states between the Address cycle and first Write Data-to-Data wait states (0-3). (Wait states between consecutive Data cycles of a Burst write.)  Pres Width. Values: O0b = 8-bit U1b = 16-bit Local Bus, and byte lane [7:0] for an 8-bit Local	Burst Enable. Value of 1 indicates bursting is enabled. Value of 0 indicates bursting is disabled. Bursting occurs if the prefetch count is not equal to 00b.  LRDVill Input Enable. Value of 1 indicates enabled. Value of 0 indicates disabled.  BTERM# Input Enable. Value of 1 indicates BTERM# input is enabled. Value of 0 indicates BTERM# input is disabled. Burst length limited to four Lwords.  Prefetch Count. Number of Lwords to prefetch during Memory Read cycle. Used only if bit 5 is high (prefetch count enabled). Values:  00b = Do not prefetch. Only read bytes specified by C/BE lines.  01b = Prefetch 8 Lwords if bit 5 is set.  11b = Prefetch 16 Lwords if bit 5 is set.  11b = Prefetch 6 Lwords if bit 5 is set.  Prefetch Count Enable. Value of 1 prefetches up to the number of Lwords specified in the prefetch count. Value of 0 ignores the count and prefetching continues until terminated by the PCI Bus. To disable prefetch, enable the Prefetch Counter and set the prefetch count to 0 (LAS2BRD[5:3]=100b).  NRAD Wait States. Number of Read Address-to-Data wait states (0-31). (Wait states between the Address cycle and first Read Data cycle.)  NRDD Wait States. Number of Read Data-to-Data wait states (0-3). (Wait states between consecutive Data cycles of a Burst read.)  NXDA Wait States. Number of Read/Write Data-to-Address wait states (0-3). (Wait states between consecutive bus requests. NXDA wait states (0-31). LAD Bus data is valid during NWAD wait states. (Wait states between the Address cycle and first Write Data-to-Data wait states (0-31). LAD Bus data is valid during NWAD wait states. (Wait states between the Address cycle and first Write Data cycle.)  NWDD Wait States. Number of Write Address-to-Data wait states (0-3). (Wait states between consecutive Data cycles of a Burst write.)  Pres Yes Yes Yes Yes Yes Yes Yes Yes Ordering. Value of 1 indicates Big Endian. Value of 0 indicates that in Big Endian mode byte lanes, [31:16] be used for a 16-bit Local Bus, and byte lane [7:0] for an 8-bit Local Bus. Read Strobe

Register 8-37. (LAS3BRD; 34h) Local Address Space 3 Bus Region Descriptors

Bit	Description	Read	Write	Value after Reset
0	<b>Burst Enable.</b> Value of 1 indicates bursting is enabled. Value of 0 indicates bursting is disabled. Bursting occurs if the prefetch count is not equal to 00b.	Yes	Yes	0
1	LRDYi# Input Enable. Value of 1 indicates enabled. Value of 0 indicates disabled.	Yes	Yes	0
2	BTERM# Input Enable. Value of 1 indicates BTERM# input is enabled. Value of 0 indicates BTERM# input is disabled. Burst length limited to four Lwords.	Yes	Yes	0
4:3	Prefetch Count. Number of Lwords to prefetch during Memory Read cycle. Used only if bit 5 is high (prefetch count enabled). Values:  00b = Do not prefetch. Only read bytes specified by C/BE lines.  01b = Prefetch 4 Lwords if bit 5 is set.  10b = Prefetch 8 Lwords if bit 5 is set.  11b = Prefetch 16 Lwords if bit 5 is set.	Yes	Yes	00b
5	Prefetch Count Enable. Value of 1 prefetches up to the number of Lwords specified in the prefetch count. Value of 0 ignores the count and prefetching continues until terminated by the PCI Bus. To disable prefetch, enable the Prefetch Counter and set the prefetch count to 0 (LAS3BRD[5:3]=100b).	Yes	Yes	0
10:6	NRAD Wait States. Number of Read Address-to-Data wait states (0-31). (Wait states between the Address cycle and first Read Data cycle.)	Yes	Yes	0h
12:11	NRDD Wait States. Number of Read Data-to-Data wait states (0-3). (Wait states between consecutive Data cycles of a Burst read.)	Yes	Yes	00b
14:13	<b>NXDA Wait States.</b> Number of Read/Write Data-to-Address wait states (0-3). (Wait states between consecutive bus requests. NXDA wait states are only inserted after the last Data transfer of a Direct Slave access.)	Yes	Yes	00b
19:15	NWAD Wait States. Number of Write Address-to-Data wait states (0-31). LAD Bus data is valid during NWAD wait states. (Wait states between the Address cycle and first Write Data cycle.)	Yes	Yes	0h
21:20	NWDD Wait States. Number of Write Data-to-Data wait states (0-3). (Wait states between consecutive Data cycles of a Burst write.)	Yes	Yes	00b
23:22	Bus Width. Values: 00b = 8-bit 01b = 16-bit 10b = 32-bit 11b = Reserved	Yes	Yes	10b
24	Byte Ordering. Value of 1 indicates Big Endian. Value of 0 indicates Little Endian.	Yes	Yes	0
25	Big Endian Byte Lane Mode. Value of 1 indicates that in Big Endian mode byte lanes, [31:16] be used for a 16-bit Local Bus, and byte lane [31:24] for an 8-bit Local Bus. Value of 0 indicates that in Big Endian mode byte lanes, [15:0] be used for a 16-bit Local Bus, and byte lane [7:0] for an 8-bit Local Bus.	Yes	Yes	0
27:26	Read Strobe Delay. Number of clocks from beginning of cycle until RD# strobe is asserted (0-3). Value must be ≤ NRAD for RD# to be asserted.	Yes	Yes	00b
29:28	Write Strobe Delay. Number of clocks from beginning of cycle until WR# strobe Is asserted (0-3). Value must be ≤ NWAD for WR# to be asserted.	Yes	Yes	00b
31:30	Write Cycle Hold. Number of clocks from WR# de-assertion until end of cycle (0-3). Data (LAD[31:0]) remains valid, and BLAST# remains asserted, during Write Cycle Hold bus cycles.	Yes	Yes	00b

## Register 8-38. (EROMBRD; 38h) Expansion ROM Bus Region Descriptors

Bit	Description	Read	Write	Value after Reset
0	<b>Burst Enable.</b> Value of 1 indicates bursting is enabled. Value of 0 indicates bursting is disabled. Bursting occurs if the prefetch count (bits [4:3]) are not equal to 00b.	Yes	Yes	0
1	<b>LRDYi# Input Enable.</b> Value of 1 indicates enabled. Value of 0 indicates disabled.	Yes	Yes	0
2	<b>BTERM# Input Enable.</b> Value of 1 indicates BTERM# input is enabled. Value of 0 indicates BTERM# input is disabled. Burst length limited to four Lwords.	Yes	Yes	0
4:3	Prefetch Count. Number of Lwords to prefetch during Memory Read cycle. Used only if bit 5 is high (prefetch count enabled). Values:  00b = Do not prefetch. Only read bytes specified by C/BE lines.  01b = Prefetch 4 Lwords if bit 5 is set.  10b = Prefetch 8 Lwords if bit 5 is set.  11b = Prefetch 16 Lwords if bit 5 is set.	Yes	Yes	00b
5	Prefetch Count Enable. Value of 1 prefetches up to the number of Lwords specified in the prefetch count. Value of 0 ignores the count and prefetching continues until terminated by the PCI Bus. To disable prefetch, enable the Prefetch Counter and set the prefetch count to 0 (EROMBRD[5:3]=100b).	Yes	Yes	0
10:6	NRAD Wait States. Number of Read Address-to-Data wait states (0-31). (Wait states between the Address cycle and first Read Data cycle.)	Yes	Yes	0h
12:11	NRDD Wait States. Number of Read Data-to-Data wait states (0-3). (Wait states between consecutive Data cycles of a Burst read.)	Yes	Yes	00b
14:13	<b>NXDA Wait States.</b> Number of Read/Write Data-to-Address wait states (0-3). (Wait states between consecutive bus requests. NXDA wait states are only inserted after the last Data transfer of a Direct Slave access.)	Yes	Yes	00b
19:15	NWAD Wait States. Number of Write Address-to-Data wait states (0-31). LAD Bus data is valid during NWAD wait states. (Wait states between the Address cycle and first Write Data cycle.)	Yes	Yes	0h
21:20	NWDD Wait States. Number of Write Data-to-Data wait states (0-3). (Wait states between consecutive Data cycles of a Burst write.)	Yes	Yes	00b
23:22	Bus Width. Values: 00b = 8-bit 01b = 16-bit 10b = 32-bit 11b = Reserved	Yes	Yes	10b
24	Byte Ordering. Value of 1 indicates Big Endian. Value of 0 indicates Little Endian.	Yes	Yes	0
25	<b>Big Endian Byte Lane Mode.</b> Value of 1 indicates that in Big Endian mode byte lanes, [31:16] be used for a 16-bit Local Bus, and byte lane [31:24] for an 8-bit Local Bus. Value of 0 indicates that in Big Endian mode byte lanes, [15:0] be used for a 16-bit Local Bus, and byte lane [7:0] for an 8-bit Local Bus.	Yes	Yes	0
27:26	Read Strobe Delay. Number of clocks from beginning of cycle until RD# strobe is asserted (0-3). Value must be ≤ NRAD for RD# to be asserted.	Yes	Yes	00b
29:28	Write Strobe Delay. Number of clocks from beginning of cycle until WR# strobe is asserted (0-3). Value must be ≤ NWAD for WR# to be asserted.	Yes	Yes	00b
31:30	Write Cycle Hold. Number of clocks from WR# de-assertion until end of cycle (0-3). Data (LAD[31:0]) remains valid, and BLAST# remains asserted, during Write Cycle Hold bus cycles.	Yes	Yes	00b

#### 8.3.1 Chip Select Registers

#### Register 8-39. (CS0BASE; 3Ch) Chip Select 0 Base Address

Bit	Description	Read	Write	Value after Reset
0	<b>Chip Select 0 Enable.</b> Value of 1 indicates enabled. Value of 0 indicates disabled.	Yes	Yes	0
27:1	<b>Local Base Address of Chip Select 0.</b> Write zeros (0) in the least significant bits to define the range for Chip Select 0. Starting from bit 1 and scanning toward bit 27, the first "1" found defines size. The remaining most significant bits, excluding the first "1" found, define base address.	Yes	Yes	0h
31:28	Reserved.	Yes	No	0h

**Notes:** Chip Select 0 (CS0#) is available in non-ISA Interface mode only (INTCSR[12]=0). In ISA Interface mode (INTCSR[12]=1), pin 130 is the ISA MEMRD# signal, and CS0BASE must be programmed to match valid LAS0RR and LAS0BA register configuration for Local Address Space 0.

For a chip select to assert, the address must be encompassed within a Local Address Space.

#### Register 8-40. (CS1BASE; 40h) Chip Select 1 Base Address

Bit	Description	Read	Write	Value after Reset
0	Chip Select 1 Enable. Value of 1 indicates enabled. Value of 0 indicates disabled.	Yes	Yes	0
27:1	<b>Local Base Address of Chip Select 1.</b> Write zeros (0) in the least significant bits to define the range for Chip Select 1. Starting from bit 1 and scanning toward bit 27, the first "1" found defines size. The remaining most significant bits, excluding the first "1" found, define base address.	Yes	Yes	0h
31:28	Reserved.	Yes	No	0h

**Notes:** Chip Select 1 (CS1#) is available in non-ISA Interface mode only (INTCSR[12]=0). In ISA Interface mode (INTCSR[12]=1), pin 131 is the ISA MEMWR# signal, and CS1BASE must be programmed to match valid LAS1RR and LAS1BA register configuration for Local Address Space 1.

For a chip select to assert, the address must be encompassed within a Local Address Space.

#### Register 8-41. (CS2BASE; 44h) Chip Select 2 Base Address

Bit	Description	Read	Write	Value after Reset
0	Chip Select 2 Enable. Value of 1 indicates enabled. Value of 0 indicates disabled.	Yes	Yes	0
27:1	<b>Local Base Address of Chip Select 2.</b> Write zeros (0) in the least significant bits to define the range for Chip Select 2. Starting from bit 1 and scanning toward bit 27, the first "1" found defines size. The remaining most significant bits, excluding the first "1" found, define the base address.	Yes	Yes	0h
31:28	Reserved.	Yes	No	0h

**Notes:** Chip Select 2 (CS2#) functionality of the USER2/CS2# multiplexed pin is enabled by configuring CNTRL[6] from the default value of 0 (USER2) to 1.

For a chip select to assert, the address must be encompassed within a Local Address Space.

#### Register 8-42. (CS3BASE; 48h) Chip Select 3 Base Address

Bit	Description	Read	Write	Value after Reset
0	<b>Chip Select 3 Enable.</b> Value of 1 indicates enabled. Value of 0 indicates disabled.	Yes	Yes	0
27:1	<b>Local Base Address of Chip Select 3.</b> Write zeros (0) in the least significant bits to define the range for Chip Select 3. Starting from bit 1 and scanning toward bit 27, the first "1" found defines size. The remaining most significant bits, excluding the first "1" found, define base address.	Yes	Yes	0h
31:28	Reserved.	Yes	No	0h

**Notes:** Chip Select 3 (CS3#) functionality of the USER3/CS3# multiplexed pin is enabled by configuring CNTRL[9] from the default value of 0 (USER3) to 1.

For a chip select to assert, the address must be encompassed within a Local Address Space.

# 8.3.2 Control Registers

## Register 8-43. (INTCSR; 4Ch) Interrupt Control/Status

Bit	Description	Read	Write	Value after Reset
0	<b>LINTi1 Enable.</b> Value of 1 indicates LINTi1 is enabled. Value of 0 indicates LINTi1 is disabled.	Yes	Yes	0
1	<b>LINTi1 Polarity.</b> Value of 1 indicates LINTi1 is active high. Value of 0 indicates LINTi1 is active low.	Yes	Yes	0
2	<b>LINTi1 Status.</b> Value of 1 indicates LINTi1 is active. Value of 0 indicates LINTi1 is not active.	Yes	No	0
3	<b>LINTi2 Enable.</b> Value of 1 indicates LINTi2 is enabled. Value of 0 indicates LINTi2 is disabled.	Yes	Yes	0
4	<b>LINTi2 Polarity.</b> Value of 1 indicates LINTi2 is active high. Value of 0 indicates LINTi2 is active low.	Yes	Yes	0
5	<b>LINTi2 Status.</b> Value of 1 indicates LINTi2 is active. Value of 0 indicates LINTi2 is not active.	Yes	No	0
6	PCI Interrupt Enable. Value of 1 enables PCI interrupt.	Yes	Yes	0
7	Software Interrupt. Value of 1 generates PCI interrupt (INTA# output asserted) if the PCI Interrupt Enable bit is set (INTCSR[6]=1).	Yes	Yes	0
8	LINTi1 Select Enable. Value of 1 indicates enabled Edge Triggerable interrupt. Value of 0 indicates enabled Level Triggerable interrupt.  Note: Operates only in High-Polarity mode (INTCSR[1]=1).	Yes	Yes	0
9	LINTi2 Select Enable. Value of 1 indicates enabled Edge Triggerable interrupt. Value of 0 indicates enabled Level Triggerable interrupt.  Note: Operates only in High-Polarity mode (INTCSR[4]=1).	Yes	Yes	0
10	Local Edge Triggerable Interrupt Clear. Writing 1 to this bit clears LINTi1.	Yes	Yes	0
11	Local Edge Triggerable Interrupt Clear. Writing 1 to this bit clears LINTi2.	Yes	Yes	0
12	ISA Interface Mode Enable. Writing 1 enables ISA Interface mode. Writing 0 disables ISA Interface mode.	Yes	Serial EEPROM only	0
31:13	Reserved.	Yes	No	0h

Register 8-44. (CNTRL; 50h) User I/O, Direct Slave Response, Serial EEPROM, and Initialization Control

Bit	Description	Read	Write	Value after Reset
0	User I/O 0 or WAITO# Pin Select. Selects the USER0/WAITO# pin function. Value of 1 indicates pin is WAITO#. Value of 0 indicates pin is USER0.	Yes	Yes	0
1	<b>User I/O 0 Direction.</b> Value of 0 indicates Input. Value of 1 indicates output. The pin is always an output if the WAITO# function is selected.	Yes	Yes	0
2	User I/O 0 Data. If programmed as an output, writing 1 causes the corresponding pin to go high. If programmed as an input, reading provides the state of the corresponding pin.	Yes	Yes	0
3	User I/O 1 or LLOCKo# Pin Select. Selects the USER1/LLOCKo# pin function. Value of 1 indicates pin is LLOCKo#. Value of 0 indicates pin is USER1.	Yes	Yes	0
4	User I/O 1 Direction. Value of 0 indicates Input. Value of 1 indicates output. The pin is always an output if the LLOCKo# function is selected.	Yes	Yes	0
5	<b>User I/O 1 Data.</b> If programmed as an output, writing 1 causes corresponding pin to go high. If programmed as an input, reading provides the state of the corresponding pin.	Yes	Yes	0
6	User I/O 2 or CS2# Pin Select. Selects the USER2/CS2# pin function. Value of 1 indicates pin is CS2#. Value of 0 indicates pin is USER2.	Yes	Yes	0
7	User I/O 2 Direction. Value of 0 indicates Input. Value of 1 indicates output. The pin is always an output if the CS2# function is selected.	Yes	Yes	0
8	<b>User I/O 2 Data.</b> If programmed as an output, writing 1 causes corresponding pin to go high. If programmed as an input, reading provides the state of the corresponding pin.	Yes	Yes	0
9	User I/O 3 or CS3# Pin Select. Selects the USER3/CS3# pin function. Value of 1 indicates pin is CS3#. Value of 0 indicates pin is USER3.	Yes	Yes	0
10	User I/O 3 Direction. Value of 0 indicates Input. Value of 1 indicates output. The pin is always an output if the CS3# function is selected.	Yes	Yes	0
11	User I/O 3 Data. If programmed as an output, writing 1 causes corresponding pin to go high. If programmed as an input, reading provides the state of the corresponding pin.	Yes	Yes	0
13:12	PCI Configuration Base Address Register (PCIBAR) Enables. Values:  00b, 11b = PCIBAR0 (Memory) and PCIBAR1 (I/O) enabled  01b = PCIBAR0 (Memory) only  10b = PCIBAR1 (I/O) only  Note: PCIBAR0 and PCIBAR1 should be enabled for the PC platform.	Yes	Yes	00Ь
14	PCI r2.1 Features Enable. When set to 1, the PCI 9052 performs all PCI Read and Write transactions in compliance with PCI r2.1. Setting this bit enables Delayed Reads, 32K PCI clock timeout on Retries, 16- and 8-clock PCI latency rules, and enables the option to select PCI Read No Write mode (Retries for writes) (CNTRL[17]) and/or PCI Read with Write Flush mode (CNTRL[15]). Refer to Section 4.2.1.2 for additional information. Value of 0 causes TRDY# to remain de-asserted on reads until Read data is available. If Read data is not available before the PCI Direct Slave Retry Delay Clocks counter (CNTRL[22:19]) expires, a PCI Retry is issued.	Yes	Yes	0
15	PCI Read with Write Flush Mode. When the PCI r2.1 Features Enable bit is set (CNTRL[14]=1), value of 1 flushes a pending Delayed Read cycle if a Write cycle is detected. Value of 0 (or CNTRL[14]=0) does not affect a pending Delayed Read when a Write cycle occurs.	Yes	Yes	0

Register 8-44. (CNTRL; 50h) User I/O, Direct Slave Response, Serial EEPROM, and Initialization Control (Continued)

Bit	Description	Read	Write	Value after Reset
16	PCI Read No Flush Mode. Value of 1 does not flush the Read FIFO if the PCI Read cycle completes (Direct Slave Read Ahead mode). Value of 0 flushes the Read FIFO if a PCI Read cycle completes. Read Ahead mode requires that Prefetch be enabled in the LASxBRD registers (where x is the Local Address Space number) for the Memory-Mapped spaces that use Read Ahead mode. The PCI 9052 flushes its Read FIFO for each I/O-Mapped access.	Yes	Yes	0
17	PCI Read No Write Mode (PCI Retries for Writes). When the PCI r2.1 Features Enable bit is set (CNTRL[14]=1), value of 1 forces a PCI Retry on writes if a Delayed Read is pending. Value of 0 (or CNTRL[14] =0) allows writes to occur while a Delayed Read is pending.	Yes	Yes	0
18	PCI Write Release Bus Mode Enable. Value of 1 disconnects if the Write FIFO becomes full. Value of 0 de-asserts TRDY# until space is available in the Write FIFO (PCI Write Hold Bus mode).	Yes	Yes	0
22:19	PCI Direct Slave Retry Delay Clocks. Number of PCI clocks (multiplied by 8) from the beginning of a Direct Slave access, after which a PCI Retry is issued if the transfer has not completed. Valid for Read cycles only if CNTRL[14]=0. Valid for Write cycles only if CNTRL[18]=0.	Yes	Yes	4h
23	Direct Slave LOCK# Enable. Value of 1 enables PCI Direct Slave locked sequences. Value of 0 disables Direct Slave locked sequences.	Yes	Yes	0
24	Serial EEPROM Clock for PCI Bus Reads or Writes to Serial EEPROM.  Toggling this bit generates a serial EEPROM clock. (Refer to the manufacturer's data sheet for the particular serial EEPROM being used.)	Yes	Yes	0
25	Serial EEPROM Chip Select. For PCI Bus reads or writes to serial EEPROM, setting this bit to 1 provides the serial EEPROM Chip Select.	Yes	Yes	0
26	Write Bit to Serial EEPROM. For writes, this output bit is the input to the serial EEPROM. Clocked into the serial EEPROM by the serial EEPROM clock.	Yes	Yes	0
27	Read Serial EEPROM Data Bit. For reads, this input bit is the serial EEPROM output. Clocked out of the serial EEPROM by the serial EEPROM clock.	Yes	No	-
28	Serial EEPROM Present. Value of 1 indicates a blank or programmed serial EEPROM is present.	Yes	No	0
29	Reload Configuration Registers. When set to 0, writing 1 causes the PCI 9052 to reload the Local Configuration registers from serial EEPROM.	Yes	Yes	0
	PCI Adapter Software Reset. Value of 1 resets the PCI 9052 and issues a reset to the Local Bus. The PCI 9052 remains in this reset condition until the PCI Host clears this bit. The contents of the PCI and Local Configuration registers are not reset. The PCI Interface is not reset.			
30	Note: If Direct Slave Read Ahead mode is enabled (CNTRL[16]=1), disable it prior to a software reset, or if following a software reset, perform a Direct Slave read of any valid Local Bus address, except the next sequential Lword referenced from the last Direct Slave read, to flush the Direct Slave Read FIFO.	Yes	Yes	0
31	Mask Revision.	Yes	No	0

## 9 PIN DESCRIPTIONS

#### 9.1 PIN SUMMARY

Table 9-5 through Table 9-8 describe the pins common to all Bus modes:

- · Power and Ground
- Serial EEPROM Interface
- · PCI System Bus Interface
- Local Bus Support

Table 9-9 and Table 9-10 describe the Local Bus Data Transfer pins.

Unspecified pins are No Connects (NC).

For a visual view of the pinout, refer to Section 11.

The following table lists abbreviations used in this section to represent pin types.

Table 9-1. Pin Type Abbreviations

Abbreviation	Pin Type
I/O	Input and output
I	Input only
0	Output only
TS	Tri-State
OD	Open drain
TP	Totem pole
STS	Sustained Tri-State – driven high for one CLK before float

**Note:** Internal resistor values are nominal and may vary widely from published values.

# 9.2 PULL-UP/PULL-DOWN RESISTOR RECOMMENDATIONS

Suggested values for external pull-up and pull-down resistors are from 1K $\Omega$  to 10K $\Omega$ .

## 9.2.1 Input Pins (Pin Type I)

This section discusses the pull-up and pull-down resistor requirements for the following Local Bus input pins – BTERM#, EEDO, LCLK, LHOLD, LINTi[2:1], LRDYi#, MODE, TEST, pin 45 [CHRDY in ISA Interface mode (INTCSR[12]=1) or No Connect (NC) in non-ISA Interface mode (INTCSR[12]=0)], and pin 67 (NOWS# in ISA Interface mode or NC in non-ISA Interface mode). (Refer to Table 9-2.)

Table 9-2. Input Pin Pull-Up and Pull-Down Resistor Recommendation Summary

Signal	Recommendations
BTERM#	Internal 80K $\Omega$ pull-up; if used, add external pull-up
CHRDY/NC	None internal, pull or tie high
EEDO	Pull-up required, if no EEPROM or blank serial EEPROM is present
LCLK	$50\Omega$ series resistor from BCLKO
LHOLD	None internal, drive or tie low
LINTi[2:1]	None internal, pull to inactive state
LRDYi#	Internal 80K $\Omega$ pull-up; if used, add external pull-up
MODE	None internal, tie high or low
NOWS#/NC	Internal 80KΩ pull-up
TEST	Internal 50KΩ pull-down

The Local Bus TEST input internally connects to ground through a  $50 \mathrm{K}\Omega$  pull-down resistor. The internal pull-down resistor on the TEST input pin selects normal logic operation. Tie TEST to ground for normal operation.

The BTERM#, LRDYi#, and NOWS# Local Bus input pins internally connect to  $V_{CC}$  through an  $80 \text{K}\Omega$  pull-up resistor:

- If using the BTERM# and LRDYi# inputs, external pull-up resistors are recommended.
- If using the NOWS# input (ISA Interface mode only), an external pull-up resistor is recommended.
   In non-ISA Interface mode, pin 67 (NC) can be tied high or left open.

The following Local Bus input pins have no internal pull-up/pull-down resistors:

- EEDO Requires an external pull-up resistor if a blank serial EEPROM or no serial EEPROM is used.
- LHOLD Should be pulled or driven low, or tied to ground, to provide Local Bus ownership to the PCI 9052.

- LINTi[2:1] If configured as level-sensitive (default) in INTCSR[9:8], the pin should be connected to a pull-up or pull-down resistor to hold the signal in an inactive state, for the polarity configured in INTCSR[4, 1]. If LINTi[2:1] is configured as edge-triggered, the input is positive edge-triggered, and should be pulled down to an inactive state.
- MODE Should be connected high for Multiplexed mode, or low for Non-Multiplexed and ISA Interface modes.
- Pin 45 (NC in non-ISA Interface mode or CHRDY in ISA Interface mode) – Should be connected to an external pull-up resistor. In non-ISA Interface mode, pin 45 should be tied high.

#### 9.2.2 Output Pins (Pin Type O)

This section discusses the pull-up and pull-down resistor requirements for the following output pins – ADS#, ALE (BALE in ISA Interface mode), BLCKO, BLAST#, CS[1:0]# (MEMWR# and MEMRD#, respectively, in ISA Interface mode), EECS, EEDI, EESK, LA[27:2], LBE[3:0]# (SBHE, NC, ISAA1, and ISAA0, respectively, in ISA Interface mode), LHOLDA, LRESET# (LRESET in ISA Interface mode), LW/R#, RD#, and WR#. (Refer to Table 9-3.)

Table 9-3. Output Pin Pull-Up and Pull-Down Resistor Recommendation Summary

Signal	Recommendations	
ADS#	None needed if always Local Master	
ALE/BALE	None needed if always Local Master	
BCLKO	50Ω series resistor to LCLK	
BLAST#	None needed if always Local Master	
CS[1:0]#/		
MEMWR#/MEMRD#		
EECS	None (always driven)	
EEDI		
EESK		
LA[27:2]		
LBE[3:0]#/ SBHE#/ISAA[1:0]	None needed if always Local Master	
LHOLDA		
LRESET#/ LRESET	None (always driven)	
LW/R#		
RD#	None needed if always Local Master	
WR#		

The PCI 9052 drives Local Bus output signals when it owns the Local Bus, and floats Local Bus output signals (except BCLKO, CS[1:0]#, EECS, EEDI, EESK, LHOLDA, and LRESET#/LRESET) when it does not own the Local Bus. Totem-pole outputs are always driven except during TEST pin assertion. The PCI 9052 Local Bus output pins do not have internal pull-up or pull-down resistors.

Tri-State output pins are ADS#, ALE/BALE, BLAST#, CS0#/MEMRD#, CS1#/MEMWR#, LA[27:2], LBE0#/ISAA0, LBE1#/ISAA1, LBE2#, LBE3#/SBHE, LW/R#, RD#, and WR#.

Totem-Pole output pins are BCLKO, EECS, EEDI, EESK, LHOLDA, and LRESET#/LRESET.

#### 9.2.3 I/O Pins (Pin Type I/O)

This section discusses the pull-up and pull-down resistor requirements for the following I/O pins – LAD[31:0], USER0/WAITO# (IORD# in ISA Interface mode), USER1/LLOCKo# (IOWR# in ISA Interface mode), USER2/CS2#, and USER3/CS3#. (Refer to Table 9-3.)

Table 9-4. I/O Pin Pull-Up and Pull-Down Resistor Recommendation Summary

Signal	Recommendations
LAD[31:0]	Pull-downs recommended for unused
USER0/WAITO#/ IORD#	If USER0 input, pull to known state If WAITO#, pull-up if not sole Master If IORD#, pull-up if not sole Master
USER1/LLOCKo#/ IOWR#	If USER1 input, pull to known state If LLOCKo#, pull-up if not sole Master If IOWR#, pull-up if not sole Master
USER2/CS2#	If USER2 input, pull to known state If CS2#, none (always driven)
USER3/CS3#	If USER3 input, pull to known state If CS3#, none (always driven)

The PCI 9052 drives Local Bus I/O signals when it owns the Local Bus. When the PCI 9052 does not own the Local Bus, it floats Local Bus I/O signals except USER0/WAITO#, USER1/LLOCKo#, USER2/CS2#, and USER3/CS3# configured as USERx outputs (and except USER2/CS2#, and USER3/CS3# configured as CS2# and CS3# outputs, refer to PCI 9052 Design Notes #1). The PCI 9052 Local Bus I/O pins do not have internal pull-up or pull-down resistors.

External pull-down resistors are recommended on the LAD[31:0] I/O pins, to keep connected signals in a known state or to keep unconnected inputs from oscillating and using additional power.

External pull-up resistors are recommended on the following I/O pins to keep the output signals in an inactive state during float:

- USER0/WAITO# if configured as WAITO# output
- USER1/LLOCKo# if configured as LLOCKo# output

**Note:** Multiplexed pins are configured as inputs at reset. If output functionality is programmed in serial EEPROM, pin configuration occurs when the serial EEPROM contents are loaded following PCI reset.

If any of the USER[3:0] multiplexed pins are configured as USER inputs (default functionality), they should be pulled to a known state.

#### 9.3 PINOUT

Table 9-5. Power, Ground, and Unused Pins

Symbol	Signal Name	Total Pins	Pin Type	Pin Number	Function
NC	Spare	2	N/A	45, 67	No Connect pin in Non-Multiplexed and Multiplexed modes only. In ISA and Non-Multiplexed/ISA Interface modes, CHRDY is assigned to pin 45, and NOWS# is assigned to pin 67.
TEST	Test	1	I	99	Test pin. Pull high for test or reduced power state. Tie low for normal operation. When TEST is pulled high, all outputs except RD# (pin 126) are placed in high-impedance state. RD# provides a NANDTREE output when TEST is pulled high.
V <sub>DD</sub>	Power	10	I	1, 10, 27, 41, 50, 66, 81, 103, 121, 146	Power supply pins (5V). Liberal .01 to .1 μF decoupling capacitors should be placed near the PCI 9052.
V <sub>SS</sub>	Ground	10	ı	9, 26, 40, 51, 65, 80, 104, 120, 147, 160	Ground pins.
Total		23			

Table 9-6. Serial EEPROM Interface Pins

Symbol	Signal Name	Total Pins	Pin Type	Pin Number	Function
EECS	Serial EEPROM Chip Select	1	O TP 8 mA	142	Serial EEPROM Chip Select.
EEDI	Serial EEPROM Data In	1	O TP 8 mA	145	Write data to serial EEPROM.
EEDO	Serial EEPROM Data Out	1	I	143	Read data from serial EEPROM.
EESK	Serial Data Clock	1	O TP 8 mA	144	Serial EEPROM clock pin.
Total		4			

Table 9-7. PCI System Bus Interface Pins

Symbol	Signal Name	Total Pins	Pin Type	Pin Number	Function
AD[31:0]	Address and Data	32	I/O TS PCI	150-157, 2-8, 11, 23-25, 28-32, 34-39, 42-43	Multiplexed on the same PCI pins. A bus transaction consists of an Address phase, followed by one or more Data phases. The PCI 9052 supports both Read and Write bursts.
C/BE[3:0]#	Bus Command and Byte Enables	4	I PCI	158, 12, 22, 33	Multiplexed on the same PCI pins. During the Address phase of a transaction, defines the bus command. During the Data phase, used as byte enables.
					For additional information, refer to PCI r2.1.
CLK	Clock	1	ı	149	Provides timing for all transactions on PCI and is an input to every PCI device. PCI operates up to 33 MHz.
					<b>Note:</b> For PCI Adapters, the PCI CLK signal (edge-to-pin) must be 2.5" ±0.1". Refer to the PCI r2.3, Section 4.4.3.1, for further details.
DEVSEL#	Device Select	1	O STS PCI	16	When actively driven, indicates the driving device decoded its address as the current access target.
FRAME#	Cycle Frame	1	I PCI	13	Driven by the current Master to indicate the beginning and duration of an access. Asserted to indicate a bus transaction is beginning. While asserted, Data transfers continue. When de-asserted, the transaction is in the final Data phase.
IDSEL	Initialization Device Select	1	l PCI	159	Chip select used during Configuration Read or Write transactions.
INTA#	Interrupt A	1	O OD PCI	44	Requests an interrupt.
IRDY#	Initiator Ready	1	I PCI	14	Indicates the ability of the initiating agent (Bus Master) to complete the current Data phase of the transaction.
LOCK#	Lock	1	l PCI	18	Indicates an atomic operation that may require multiple transactions to complete.
PAR	Parity	1	I/O TS PCI	21	Indicates even parity across AD[31:0] and C/BE[3:0]#. Parity generation is required by all PCI agents. PAR is stable and valid one clock after the Address phase. For Data phases, PAR is stable and valid one clock after IRDY# is asserted on a Write transaction or TRDY# is asserted on a Read transaction. Once PAR is valid, it remains valid until one clock after completion of the current Data phase.
PERR#	Parity Error	1	O STS PCI	19	Indicates only the reporting of data parity errors during all PCI transactions, except during a Special cycle.

Table 9-7. PCI System Bus Interface Pins (Continued)

Symbol	Signal Name	Total Pins	Pin Type	Pin Number	Function
RST#	Reset	1	I PCI	148	Brings PCI-specific registers, sequencers, and signals to a consistent state.
SERR#	System Error	1	O OD PCI	20	For reporting address parity errors, data parity errors on the Special Cycle command, or any other system error where the result will be catastrophic.
STOP#	Stop	1	O STS PCI	17	Indicates the current target is requesting the Master to stop the current transaction.
TRDY#	Target Ready	1	O STS PCI	15	Indicates the ability of the target agent (selected device) to complete the current Data phase of the transaction.
Total		49			

Table 9-8. Local Bus Support Pins

Symbol	Signal Name	Total Pins	Pin Type	Pin Number	Function
BCLKO	Buffered Clock Out	1	O TP 24 mA	63	Provides a buffered version of the PCI clock for optional use by the Local Bus. Not in phase with the PCI clock.
CS[1:0]#	Chip Selects 1 and 0	2	O TS 8 mA	131, 130	General purpose chip selects. The base and range of each may be programmed in the configuration registers.  In ISA Interface mode (MODE=0 and INTCSR[12]=1), these pins are redefined as the MEMRD# and MEMWR# signals. (Refer to Table 9-11.)
					Note: The PCI 9052 always drives CS[1:0]#. (Refer to PCI 9052 Design Notes #1.)
LCLK	Local Bus Clock	1	I	135	Local clock (required) up to 40 MHz; may be asynchronous to the PCI clock.
LHOLD	Hold Request	1	I	134	LHOLD is asserted by a Local Bus Master to request Local Bus use. The PCI 9052 can be made master of the Local Bus by pulling LHOLD low (or by grounding LHOLD).
LHOLDA	Hold Acknowledge	1	O TP 8 mA	133	Asserted by the PCI 9052 to grant Local Bus control to a Local Bus Master. When the PCI 9052 needs the Local Bus, it signals a preempt by de-asserting LHOLDA.

Table 9-8. Local Bus Support Pins (Continued)

Symbol	Signal Name	Total Pins	Pin Type	Pin Number	Function
LINTi1	Local Interrupt 1 In	1	I	137	When enabled (INTCSR[0]=1) and asserted, the LINTi1 Status bit sets (INTCSR[2]=1). If the PCI Interrupt Enable bit is also set (INTCSR[6]=1), then INTA# asserts. LINTi1 is programmable for active-low or active-high polarity in INTCSR[1] in the default Level-Sensitive mode (INTCSR[8]=0). Can be optionally configured as a positive edge-triggered interrupt (INTCSR[8, 1, 0]=111b) for ISA compatibility. Level-sensitive interrupts are cleared when the interrupt source is no longer active, or LINTi1 is disabled. An edge-triggered interrupt is set and latched by a LINTi1 low-to-high transition, and cleared by setting the LINTi1 Local Edge Triggerable Interrupt Clear bit (INTCSR[10]=1).
LINTi2	Local Interrupt 2 In	1	I	136	When enabled (INTCSR[3]=1) and asserted, the LINTi2 Status bit sets (INTCSR[5]=1). If the PCI Interrupt Enable bit is also set (INTCSR[6]=1), then INTA# asserts. LINTi2 is programmable for active-low or active-high polarity in INTCSR[4] in the default Level-Sensitive mode (INTCSR[9]=0). Can be optionally configured as a positive edge-triggered interrupt (INTCSR[9, 4, 3]=111b) for ISA compatibility. Level-sensitive interrupts are cleared when the interrupt source is no longer active, or LINTi2 is disabled. An edge-triggered interrupt is set and latched by a LINTi2 low-to-high transition, and cleared by setting the LINTi2 Local Edge Triggerable Interrupt Clear bit (INTCSR[11]=1).
LRESET#	Local Reset Out	1	O TP 8 mA	132	Asserted when the PCI 9052 is reset, and used to reset devices on the Local Bus.  Note: LRESET# is inverted (LRESET) when ISA Interface mode is enabled.
MODE	Bus Mode	1	I	68	Selects the PCI 9052 Bus Operation mode.  0 = Non-Multiplexed mode  1 = Multiplexed mode  Must be 0 for ISA Interface mode.
USER0 WAITO#	User I/O 0 WAIT Out	1	I/O TS 8 mA	138	Can be programmed to be a configurable User I/O pin, USER0, or the Local Bus WAIT Output pin, WAITO#. WAITO# is asserted when wait states are caused by the internal wait state generator. Serves as an output to provide ready-out status. Default functionality is USER0 input.  In ISA Interface mode (MODE=0 and INTCSR[12]=1), this pin must be configured as USER0 output (CNTRL[1:0]=10b) and is redefined as the IORD# signal. (Refer to Table 9-11.)  Pin configuration occurs when the serial EEPROM contents are loaded following PCI reset, or upon subsequent writing to CNTRL[1:0].

Table 9-8. Local Bus Support Pins (Continued)

Symbol	Signal Name	Total Pins	Pin Type	Pin Number	Function
					Can be programmed to be a configurable User I/O pin, USER1, or the Local Bus LLOCK Output pin, LLOCKo#. LLOCKo# indicates an atomic operation that may require multiple transactions to complete and can be used by the Local Bus to lock resources. Default functionality is USER1 input.
USER1	User I/O 1	1	I/O TS	139	In ISA Interface mode (MODE=0 and INTCSR[12]=1), this pin must be configured as USER1 output (CNTRL[4:3]=10b) and is redefined as the IOWR# signal. (Refer to Table 9-11.)
LLOCKo#	LLOCK Out		8 mA		Pin configuration occurs when the serial EEPROM contents are loaded following PCI reset, or upon subsequent writing to the CNTRL[4:3] register bits.
					The PCI 9052 asserts LLOCKo# during the first clock of an atomic operation (address cycle) and de-asserts it a minimum of one clock following the last bus access for the atomic operation. LLOCKo# is de-asserted after the PCI 9052 detects PCI FRAME#, with PCI LOCK# de-asserted at the same time.
					Can be programmed to be a configurable User I/O pin, USER2, or as the Chip Select 2 Output pin, CS2#. Default functionality is USER2 input.
USER2 CS2#	User I/O 2 Chip Select 2 Out	1	I/O TS 8 mA	140	Pin configuration occurs when the serial EEPROM contents are loaded following PCI reset, or upon subsequent writing to the CNTRL[7:6] register bits.
					Note: The PCI 9052 always drives CS2#. (Refer to PCI 9052 Design Notes #1.)
					Can be programmed to be a configurable User I/O pin, USER3, or as the Chip Select 3 Output pin, CS3#. Default functionality is USER3 input.
USER3 CS3#	User I/O 3 Chip Select 3 Out	1	I/O TS 8 mA	141	Pin configuration occurs when the serial EEPROM contents are loaded following PCI reset, or upon subsequent writing to the CNTRL[10:9] register bits.
					Note: The PCI 9052 always drives CS3#. (Refer to PCI 9052 Design Notes #1.)
Total		14			

Table 9-9. Mode-Independent Local Bus Data Transfer Pins

Symbol	Signal Name	Total Pins	Pin Type	Pin Number	Function
ADS#	Address Strobe	1	O TS 12 mA	123	Indicates valid address and the start of a new Bus access. Asserted for the first clock of a Bus access.
ALE	Address Latch Enable	1	O TS	64	Asserted during the Address phase and de-asserted before the Data phase. Pulse width is dependent upon local clock (LCLK) frequency.
	Lilable		8 mA		In ISA mode (MODE=0, INTCSR[12]=1), this pin generates both the BALE signal for Local Address Spaces 0 and 1, and the ALE signal for Spaces 2, 3, and Expansion ROM.
BLAST#	Burst Last	1	O TS	124	Signal driven by the current Local Bus Master to indicate the last transfer in a Bus access.
BLAST#	Duist Last	'	8 mA	124	BLAST# is not asserted until internal wait states expire.
LRDYi#	Local Ready In	1	ı	128	Local ready input indicates Read data is on the Local Bus, or that Write data is accepted. LRDYi# is not sampled until internal wait states expire [WAITO# de-asserted, provided USER0/WAITO# is configured as WAITO# (CNTRL[0]=1)]. LRDYi# is ignored when BTERM# is enabled and asserted.
LW/R#	Write/Read	1	O TS 8 mA	127	Asserted low for reads and high for writes.
RD#	Read Strobe	1	O TS 12 mA	126	General purpose read strobe. The timing is controlled by the current Bus Region Descriptor register. Normally asserted during NRAD wait states, unless Read Strobe Delay clocks are programmed in bits [27:26]. Remains asserted throughout Burst and NRDD wait states.
WR#	Write Strobe	1	O TS 12 mA	125	General purpose write strobe. The timing is controlled by the current Bus Region Descriptor register. Normally asserted during NWAD wait states, unless Write Strobe Delay clocks are programmed in bits [29:28]. Remains asserted throughout Burst and NWDD wait states. The LAD data bus hold time can be extended beyond WR# de-assertion if Write Cycle Hold clocks are programmed in bits [31:30].
Total		7			

Table 9-10. Mode-Dependent Local Bus Data Transfer Pins

Symbol	Signal Name	Total Pins	Pin Type	Pin Number	Function
					If disabled through the PCI 9052 Configuration registers, the PCI 9052 bursts up to four transactions, Lword transfer depends upon the bus width and type.
BTERM#	Burst Terminate	1	I	129	If enabled, the PCI 9052 continues to burst until BTERM# input is asserted. BTERM# is a ready input that breaks up a Burst cycle and causes another Address cycle to occur. BTERM# is not sampled until internal wait states expire. LRDYi# is ignored when BTERM# is enabled and asserted.
				BTERM# is not sampled until external wait states expire [WAITO# de-asserted, provided USER0/WAITO# is configured as WAITO# (CNTRL[0]=1)].	
LA[27:2]	Address Bus	26	O TS 8 mA	122, 119-105, 102-100, 98-92	Carries the upper 26 bits of the 28-bit physical address bus. Increments during bursts indicate successive Data cycles.
					During the Data phase, the Bus carries 32-, 16-, or 8-bit data quantities, depending on bus width configuration:
LAD[31:0]	Data Bus	32	I/O TS 8 mA	52-62, 69-79, 82-91	<ul> <li>8-bit = LAD[7:0]</li> <li>16-bit = LAD[15:0]</li> <li>32-bit = LAD[31:0]</li> </ul>
					Multiplexed Mode Only – During the Address phase, the Bus carries the 28-bit physical address (LAD[27:0]).

Table 9-10. Mode-Dependent Local Bus Data Transfer Pins (Continued)

Symbol	Signal Name	Total Pins	Pin Type	Pin Number	Function
LBE[3:0]#	Byte Enables	4	O TS 12 mA	46-49	Byte enables are encoded based on configured bus width.  32-Bit Bus The four byte enables indicate which of the four bytes are active during a data cycle:  • LBE3# Byte Enable 3 = LAD[31:24]  • LBE2# Byte Enable 2 = LAD[23:16]  • LBE1# Byte Enable 0 = LAD[7:0]  16-Bit Bus  LBE[3, 1:0]# are encoded to provide BHE#, LA1, and BLE#, respectively:  • LBE3# Byte High Enable (BHE#) = LAD[15:8]  • LBE2# Not Used  • LBE1# Address bit 1 (LA1)  • LBE0# Byte Low Enable (BLE#) = LAD[7:0]  8-Bit Bus  LBE[1:0]# are encoded to provide LA1 and LA0, respectively:  • LBE3# Not Used  • LBE2# Not Used  • LBE2# Not Used  • LBE1# Address bit 1 (LA1)  • LBE0# Address bit 0 (LA0)  Note: In ISA Interface mode (MODE=0 and INTCSR[12]=1), pins 46 through 49 have dual functionality, providing LBE[3:0]# for Local Address Spaces 2 and 3 and Expansion ROM, while providing ISAA0, ISAA1, and SBHE# signals for Local Address Spaces 0 and 1 (ISA Memory and I/O).
Total		63			

Table 9-11. ISA Local Bus Data Transfer Pins (Non-Multiplexed Mode)

Symbol	Signal Name	Total Pins	Pin Type	Pin Number	Function
BALE	Bus Address Latch	1	O TS	64	Asserted to indicate that the address and SBHE# signal lines are valid. Asserted on the falling edge of LCLK, and de-asserted on the next rising clock edge. The address and byte enables are valid for a minimum of two clocks prior to BALE de-assertion.
	Litable		8 mA		BALE is generated for Local Address Spaces 0 and 1 (ISA Memory and I/0, respectively) accesses only. For Local Address Spaces 2, 3, and Expansion ROM, this pin generates the ALE signal.
CHRDY	Channel Ready	1	I	45	Input from the slave device to indicate that additional time (wait states) is required to complete cycle. A standard 16-bit transaction lasts for three clock cycles, but can be extended by de-asserting CHRDY within one clock cycle after MEMRD#, MEMWR#, IORD#, or IOWR# assertion. A standard 8-bit transaction lasts for six clock cycles, but can be extended by de-asserting CHRDY within three clock cycles after MEMRD#, MEMWR#, IORD#, or IOWR# assertion.
IORD#	I/O Read	1	O TS 8 mA	138	Command given to an ISA I/O slave device to drive data onto the ISA Interface Data Bus.  IORD# asserts on the falling clock edge after BALE de-asserts.
IOWR#	I/O Write	1	O TS 8 mA	139	Command given to an ISA I/O slave device to latch data from the ISA Interface Data Bus.  IOWR# asserts on the falling clock edge after BALE de-asserts.
ISAA[1:0]	ISA Address Bus	2	O TS 12 mA	48, 49	The ISA Interface Address bits. Bits [1:0] should be used in conjunction with LA[23:2]. For a 16-bit ISA Interface, ISAA0 is used as an LBE# signal. For an 8-bit ISA Interface, ISAA0 is used as an address bit.
LA[23:2]	Address Bus	22	O TS 8 mA	116-105, 102-100, 98-92	Address Bus carries the upper 22 bits of the 28-bit physical address bus.
LAD[7:0]	Data Bus	8	I/O TS 8 mA	84-91	Bus carries 8-bit data quantities when configured to 8-bit wide. LAD[0] is the least significant bit
LAD[15:0]	Data Bus	16	I/O TS 8 mA	74-79, 82-91	Bus carries 16-bit data quantities when configured to 16-bit wide. LA[15:8] correspond to the high-order byte and LA[7:0] correspond to the low-order byte.

Table 9-11. ISA Local Bus Data Transfer Pins (Non-Multiplexed Mode) (Continued)

Symbol	Signal Name	Total Pins	Pin Type	Pin Number	Function
LRESET	ISA Interface RESET DRV Out	1	O TP 8 mA	132	ISA connector pin B2. Asserted high when the PCI 9052 is reset, and used to reset devices on the Local Bus. At boot time, LRESET is de-asserted during PCI reset, asserts a pulse width of approximately 750 µs, and de-asserts shortly before serial EEPROM initialization completes and PCI BIOS configuration is allowed (time assumes a 33.3 MHz PCI clock effecting a 960 ns serial EEPROM clock period, and INTCSR register loading to enable ISA Interface mode occurs after 780 serial EEPROM clocks).  Software reset (CNTRL[30]=1) asserts LRESET until cleared by software.
MEMRD#	Memory Read	1	O TS 8 mA	130	Command given to a memory slave to drive data onto the ISA Interface Data Bus.  For 16-bit transactions, MEMRD# asserts on the rising clock edge when BALE de-asserts. For 8-bit transactions, MEMRD# asserts on the falling clock edge after BALE de-asserts.  Note: The PCI 9052 always drives MEMRD#.
MEMWR#	Memory Write	1	O TS 8 mA	131	Command given to a memory slave to latch data from the ISA Interface Data Bus.  For 16-bit transactions, MEMWR# asserts on the rising clock edge when BALE de-asserts. For 8-bit transactions, MEMWR# asserts on the falling clock edge after BALE de-asserts.  Note: The PCI 9052 always drives MEMWR#.

Table 9-11. ISA Local Bus Data Transfer Pins (Non-Multiplexed Mode) (Continued)

Symbol	Signal Name	Total Pins	Pin Type	Pin Number	Function
					Input from the slave device to indicate that current cycle can be shortened after the Slave decodes address and command signals. The NOWS# signal is clocked into an internal register on the falling edge of the clock. The internal state machine then samples the registered version of NOWS# on the next rising edge of the clock.
NOWS#	No Wait States	1	I	67	A standard 16-bit memory transaction lasts for three clock cycles, but can be shortened to two clock cycles by asserting both CHRDY and NOWS# within about one-half clock cycle after MEMRD# or MEMWR# assertion (one-half clock period, less command strobe output delay and NOWS# setup time). A standard 16-bit I/O transaction lasts for three clock cycles, but can be shortened to two clock cycles by asserting both CHRDY and NOWS# prior to IORD# or IOWR# assertion at the falling edge of the clock.
					A standard 8-bit transaction lasts for six clock cycles, but can be shortened to as few as two clock cycles by asserting both CHRDY and NOWS# within two clock cycles after MEMRD#, MEMWR#, IORD#, or IOWR# assertion (number of clock cycles between command strobe assertion and NOWS# assertion, less command strobe output delay and NOWS# setup time).  If CHRDY is de-asserted and NOWS# is asserted
					(that is, when both inputs are low) during the same clock, then NOWS# is ignored and wait states are added as a function of CHRDY.
SBHE#	System Byte High Enable	1	O TS 12 mA	46	When asserted, indicates that a byte is transferring onto the Data Bus upper byte lane [15:8].
Total		57			

**Note:** In ISA Interface mode (MODE=0 and INTCSR[12]=1), pins 46, 48, and 49 have dual functionality, providing ISAA0, ISAA1, and SBHE# signals for Local Address Spaces 0 and 1 (ISA Memory and I/O), while providing LBE[3:0]# for Local Address Spaces 2 and 3 and Expansion ROM.

# 10 ELECTRICAL SPECIFICATIONS

# 10.1 GENERAL ELECTRICAL SPECIFICATIONS

Table 10-1. Absolute Maximum Ratings

Specification	Maximum Rating
Storage Temperature	-65 to +150°C
Ambient Temperature with Power Applied	-55 to +125°C
Supply Voltage to Ground	-0.5 to +7.0V
Input Voltage (V <sub>IN</sub> )	V <sub>SS</sub> -0.5V V <sub>DD</sub> +0.5V
Output Voltage (V <sub>OUT</sub> )	V <sub>SS</sub> -0.5V V <sub>DD</sub> +0.5V
Maximum Package Power Dissipation	0.65W

**Note:** Package Power Dissipation derived with assumption that 1.0m/s air flow is available.

Table 10-2. Operating Ranges

Ambient		Supply Voltage	Input Volta	age (V <sub>IN</sub> )
Temperature	Junction Temperature	(V <sub>DD</sub> )	Min	Max
-40 to +85°C	115°C	5V ±5%	$V_{SS}$	$V_{DD}$

Table 10-3. Capacitance (Sample Tested Only)

Parameter	Test Conditions	Pin Type	Typical Value	Units
C <sub>IN</sub>	$V_{IN} = 2.0V$ f = 1 MHz	Input	5	pF
C <sub>OUT</sub>	V <sub>OUT</sub> = 2.0V f = 1 MHz	Output	10	pF

Table 10-4. Package Thermal Resistance

Packago	T <sub>a</sub>	⊖ <sub>JA</sub> (°C/W)			
Package	(°C)	0m/s	1m/s	2m/s	
QFP 160L 28x28	85	65 °C/W	45 °C/W	34 °C/W	

Table 10-5. Electrical Characteristics over Operating Range

Parameter	Description	Test Conditions		Min	Max	Units
V <sub>OH</sub>	Output High Voltage	V <sub>DD</sub> = Min	I <sub>OH</sub> = -4.0 mA	2.4	-	V
V <sub>OL</sub>	Output Low Voltage	$V_{IN} = V_{IH}$ or $V_{IL}$	I <sub>OL</sub> = per Tables 9-6 and 9-8 through 9-11	-	0.4	V
V <sub>IH</sub>	Input High Level	-	-	2.0	_	V
$V_{IL}$	Input Low Level	ı	_	_	0.8	V
ILI	Input Leakage Current	$V_{SS} \le V_{IN} \le V_{DD}, V_{DD} = Max$		-10	+10	μА
l <sub>OZ</sub>	Tri-State Output Leakage Current	$V_{SS} \le V_{IN} \le V_{DD}, V_{DD} = Max$		-10	+10	μΑ
I <sub>CC</sub>	Power Supply Current	V <sub>DD</sub> = 5.25V, PCL	K = LCLK = 33 MHz	_	130	mA

# 10.2 LOCAL INPUTS

Local Bus Input Setup and Hold Times (Figure 10-1):

- Setup time = 8 ns maximum
- Hold time = 2 ns minimum

#### Definitions:

- T<sub>SETUP</sub> Setup time. The time that an input signal is stable before the rising edge of the Local Clock.
- T<sub>HOLD</sub> Time that an input signal is stable after the rising edge of the Local Clock.




Figure 10-1. PCI 9052 Local Input Setup and Hold Waveform

Table 10-6. Clock Frequencies

Frequency	Min	Max
Local Clock Input	0	40 MHz
PCI Clock Input	0	33 MHz

# 10.3 LOCAL OUTPUTS

#### Definition:

 T<sub>VALID</sub> – Output valid (clock-to-out). The time after the rising edge of the Local Clock until the output is stable.




Figure 10-2. PCI 9052 Local Output Delay (Min/Max)

Table 10-7. AC Electrical Characteristics (Local Outputs) Measured over Operating Range

Signals (Synchronous Outputs) $C_L = 50 \text{ pF}, V_{CC} = 5.0 \pm 5\%$	T <sub>VALID</sub> (Min) ns (Hold)	T <sub>VALID</sub> ns Typical Min/Max	T <sub>VALID</sub> (Max) ns (Worst Case)
ADS#	3	7.4	10
BCLKO	2	7	8
BLAST#	5	9.4	16
CS[3:0]#	4	11	17
LA[27:2]	5	14	18.6
LAD[31:0]	5	14.6	16
LBE[3:0]#	4	8.4	15
LHOLDA	3	_	9
LLOCKo#	-	8	-
LRESET#	5*	14	17*
LW/R#	4	7.8	12
RD#	7	13	16
USER[3:0]	4*	5*	12*
WAITO#	-	9.6	-
WR#	4	9	13

**Note:** Values followed with an asterisk (\*) are referenced from the PCI Bus.




Figure 10-3. PCI 9052 ALE Output Delay (Min/Max) to the Local Clock

**Note:** ALE pulse width is dependent upon clock frequency. This timing differs from the PCI 9050 ALE output.




Figure 10-4. PCI 9052 BALE Output Delay (Min/Max) to the Local Clock

**Note:** Minimum address setup and hold times are shown. These signals may assert earlier with respect to BALE assertion than shown, and are valid for the entire ISA transaction, which may extend for more clocks than shown.

# 11 PHYSICAL SPECIFICATIONS

# 11.1 MECHANICAL LAYOUT

For 160-pin PQFP




Figure 11-1. Mechanical Dimensions and Package Outline

# 11.2 TYPICAL ADAPTER BLOCK DIAGRAM




Figure 11-2. PCI 9052 Adapter Block Diagram

**Note:** Non-Multiplexed/ISA Interface mode refers to signals for Local Address Spaces 2 and 3 and Expansion ROM with the PCI 9052 in ISA Interface mode (INTCSR[12]=1).

THIS PAGE INTENTIONALLY LEFT BLANK.

# 11.3 PIN ASSIGNMENTS

Note: Refer to Section 9 for pin descriptions.




Figure 11-3. Pin Assignments, Non-Multiplexed and Multiplexed Modes




Figure 11-4. Pin Assignments, ISA and Non-Multiplexed/ISA Interface Modes

**Notes:** Non-Multiplexed/ISA Interface mode refers to signals for Local Address Spaces 2 and 3 and Expansion ROM with the PCI 9052 in ISA Interface mode (INTCSR[12]=1).

LRESET is inverted when ISA Interface mode is enabled.

THIS PAGE INTENTIONALLY LEFT BLANK.

# A GENERAL INFORMATION

The PLX PCI 9052 family provides low-cost connectivity for PCI slave designs. It is specifically targeted at easing the transition of existing ISA designs to the more feature-rich and performance-oriented PCI Bus. The PCI 9052 provides Direct Slave PCI functions by interfacing the adapter's I/O circuitry (control, address, and data lines) to a host computer's microprocessor/memory architecture by way of the 32-bit PCI Bus, which typically runs at 33 MHz.

### A.1 ORDERING INSTRUCTIONS

Continuing its drive to provide single-chip PCI interfaces for every market, PLX offers to designers its PCI 9052 PCI Bus Target Chip with Glueless ISA Interface Logic for Low-Cost Adapters. The PCI 9052 is available in standard leaded packaging, as well as lead-free RoHS packaging.

PQFP Package	Ordering Part Number
Standard Leaded	PCI 9052
Lead-Free RoHS Green	PCI 9052 G

# A.2 UNITED STATES AND INTERNATIONAL REPRESENTATIVES, AND DISTRIBUTORS

PLX Technology, Inc., representatives and distributors are listed at <a href="https://www.plxtech.com">www.plxtech.com</a>.

#### A.3 TECHNICAL SUPPORT

PLX Technology, Inc., technical support information is listed at <a href="https://www.plxtech.com/support">www.plxtech.com/support</a>, or call 800 759-3735 (domestic only) or 408 774-9060.

THIS PAGE INTENTIONALLY LEFT BLANK.