CXA2550M/N

RF Amplifier for CD Players

Description

The CXA2550M/N is an IC developed for compact disc players. This IC incorporates an RF amplifier, focus error amplifier, tracking error amplifier, APC circuit and RF level control circuit. (The voltage-converted optical pickup output is supported.)

Features


- Low power consumption (35mW at 3.5V)
- APC circuit
- RF level control circuit
- Both single power supply and dual power supply operations possible.

Structure

Bipolar silicon monolithic IC

Applications

Compact disc players



Absolute Maximum Ratings (Ta = 25°C)


- Supply voltage
 Operating temperature
 Topr
 Topr
 20 to +75
 C
 Storage temperature
 Tstg
 65 to +150
 C
- Allowable power dissipation

PD (SOP) 620 mW (SSOP) 370 mW

Operating Conditions

Supply voltage Vcc – Vee 3.0 to 4.0 V

Block Diagram and Pin Configuration (Top View)



Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

Pin Description

Pin No.	Symbol	I/O	Equivalent circuit	Description
1	AGCVTH	_	147 13.4k 10µ	Reference level variable pin for RF level control. The reference level can be varied by the external resistor.
2	LD	0	10k \$ 1k	APC amplifier output pin.
3	PD	I	3 → 4 20µ ↑ ↑ ↑ ↑ ↑ ↑ ↑ ↑ ↑ ↑ ↑ ↑ ↑ ↑ ↑ ↑ ↑ ↑ ↑	APC amplifier input pin.
4 5	PD1 PD2	I I	10k W 4 5	Inversion input pin for RF I-V amplifiers. Connect these pins to the photodiodes A + C and B + D respectively. The current is supplied.
6	VEE	_	(6) ► VEE	VEE pin.

Pin No.	Symbol	I/O	Equivalent circuit	Description
7 8	F E	I I	12p 12p 260k W	Inversion input pin for F and E I-V amplifiers. Connect these pins to the photodiodes F and E respectively. The current is supplied.
9	EI	_	147 260k ⊠ 9	Gain adjustment pin for I-V amplifier.
10	VC	0	Vcc Vcc	DC voltage output pin of (Vcc + VEE)/2. Connect to GND for ±1.75 power supply; connect a smoothing capacitor for single +3.5V power supply.
11	TE	0	300µ 96k	Tracking error amplifier output pin. E-F signal is output.

Pin No.	Symbol	I/O	Equivalent circuit	Description
12	FE_BIAS	I	32k ₹ 164k 10μ 10μ	Bias adjustment pin for inverted side of focus error amplifier.
13	FE	0	24p 	Focus error amplifier output pin.
14	RFM	I	2k W 2k W 147 1m 850	RF amplifier inverted side input pin. RF amplifier gain is determined by the resistor connected between this pin and RFO pin.
15	RF O	0	147 160k \$ 1m	RF amplifier output pin.

Pin No.	Symbol	I/O	Equivalent circuit	Description
16	RF I	I	147 15k \$ 20µ	The RF amplifier output RFO is input with its capacitance coupled.
17	RFTC	_	147 50µ 50µ 10µ	External time-constant pin for RF level control.
18	AGCCONT	I	18 15µ 15µ 15µ 50k \$ 7µ	RF level control ON (limit level of 50%/30%)/OFF switching pin. OFF for Vcc, 30% for open or Vc and 50% for VEE.
19	LD_ ON	I	147 19 VREF	APC amplifier ON/OFF switching pin. OFF for Vcc and ON for VEE.
20	Vcc		②0——> Vcc	Vcc pin.


 $(Ta = 25^{\circ}C, Vcc = 1.75V, Vee = -1.75V, VC = GND)$

Electrical Characteristics

(SW	con	SW conditions	S				Bias c	Bias conditions	SU		-əins	Description of I/O waveform	/O waveform		É) (Pu	- -
ğ	Measurement Item	Symbol	1 2	က	4	5 6	7	80	=	12	E1	E2	E3	E4	Meas	and measurement method	ent method		- yp.	Max.	
≝	Current	<u>8</u>					0								20	Input GND		6.37	9.8	13.23	mA
S	ption	Ш					0								9	Input GND		-13.23	8.6	-6.37	mA
	Offset voltage 1	V15-1													15	Input resistance 33kΩ	kΩ Output DC measurement	-50.0	-10	0.09	m\
	Voltage gain	V15-2	0	0											-	5 Input 1kHz 120mVp-p	0-tput AC measurement	16.7	19.7	22.7	g
шг	Frequency response	V15-3													=	5 Input 3MHz 120mVpp	pp Output AC measurement	ကု			В
_≥ ∞	Maximum output amplitude H	V15-4	0	0		0					300mV	>			15	19	Output DC measurement	1.45		ı	>
_≥ ₪	Maximum output	V15-5	0	0		0					-300mV	>			15	10	Output DC measurement	I		-1.25	>
	Offset voltage	V13-1													13	Input resistance 33kΩ	kΩ Output DC measurement	-120.0	0	120.0	m\
_>	Voltage gain 1	V13-2	0												13	Input 1kHz 120mVp-p	Output AC measurement	16.4	19.4	22.4	eg B
_>	Voltage gain 2	V13-3		0											13	Input 1kHz 120mVp-p	Output AC measurement	16.4	19.4	22.4	용
>0	Voltage gain difference	V13-4													13	V13-4 = V13-2 - V13-3		-3.0	0	3.0	쁑
≥ ∞	Maximum output	V13-5		0		0					300mV	>			13		Output DC measurement	I		-1.25	>
שׁ≤	Maximum output	V13-6	0			0					300mV	>			13	3	Output DC measurement	1.25			>
0	Offset voltage 1	V11-1													11	Input resistance 390k Ω	kΩ Output DC measurement	-20	0	20	μV
>	Voltage gain 1	V11-2			0										11	Input 1kHz 240mVp-p	Output AC measurement	7.3	10.3	13.3	ф
^	Voltage gain 2	V11-3)	0									11	Input 1kHz 240mVp-p)-p Output AC measurement	7.3	10.3	13.3	dВ
ν ο	Voltage gain difference	V11-4													11	V11-4 = V11-2 - V11-3		-3.0	0	3.0	ф
שׁ≤	Maximum output	V11-5			0	0					1/				11		Output DC measurement	1.25	_		>
שׁ≤	Maximum output	V11-6				0 0					1/				11		Output DC measurement	-	_	-1.25	>
0	Output voltage 1	V2-1								450µA			2.7	/ 2.0V	V 2		Output DC measurement	-830	-330	170	μV
0	Output voltage 2	V2-2								570µA			2.7V	/ 2.0V	V 2		Output DC measurement	470	970	1470	μV
0	Output voltage 3	V2-3								γďο			2.7V	/ 0.5V	V 2	LD OFF	Output DC measurement	1400	1590		Λm
_> ი	Maximum output	V2-5 C	0						0.8mA	ОрА			2.7	/ 2.0V	2		Output DC	009-	I	100	м >ш

-		_	_	_	_		1	ı	_
<u>.</u>	5	Zm /	/m	\ П	\mu	>	>	>	∑m
Max I loit		-1900 -1322 -100	-1700 -1163 -200	1900	1700		2.2	0.5	100
TVD	. y c	-1322	-1163	1471	1204				
Min	IVIII I.	-1900	-1700	200	700	2.7	1.3	I	-100
waveform	t method	OFF	OFF	ol OFF	ol OFF				Output DC measurement
Description of I/O waveform	and measurement method	Level control: 50% – Level control OFF	Level control: 30% – Level control OFF	Level control: -50% - Level control OFF	Level control: -30% - Level control OFF				
sure- f pin	Mea	7	7	2	7	18	18	18	10
	E4	2.0V	2.0V	2.0V	2.0V				
	E3	0.5V/ 2.7V	1.3V/ 2.7V	0.5V/ 2.7V	2.2V/ 2.7V				
ditions	E2			800mV 0.5V/ 2.7V	800mV 2.2V/ 2.7V				
Bias conditions	E1	50mV	50mV						
	12	800µA 50mV	700µA 50mV	230µА	320µA				
	11								
	8			0	0				
တ	7			_	_				0
litior	5 6			0	0				
SW conditions	4								
SW (0	0						
3,	2 3	0	0						
	1								
S/m/S	9	V2-7	V2-8	V2-9	V2-10	V18-1	V18-2	V18-3	V10-1
ON Messurement transfer	במסתופוות ונפווו	50% limit	30% limit	–50% limit	–30% limit	High Level	Middle Level	Low Level	Center output voltage V10-1
Ž				PF leve			000		ပီ
9	2	24	25	26	27	28	29	30	31


Note) O in the SW conditions 7 represents the OFF state.



Description of Functions

RF Amplifier

The photodiode current input to the input pins (PD1, PD2) are current-to-voltage (I-V) converted by the equivalent resistance of $58k\Omega$ at PD I-V amplifiers, respectively. The signal is added by the RF summing amplifier and then the I-V converted output voltage of the photodiode (A + B + C + D) is output to RFO pin. This pin is used check the eye pattern.




The frequency response of the RF output signal can be equalized by adding the capacitance (Cp) to RFI pin. The low frequency component of the RFO output voltage is as follows;

$$VRFO = -2.75 \times (VA + VB)$$
$$= 159.5k\Omega \times (iPD1 + iPD2)$$

Focus Error Amplifier

The difference between the RF I-V amplifier output VA and VB is obtained and the I-V converted voltage of the photodiode (A + C - B - D) is output.




The FE output voltage (low frequency) is as follows;

$$V_{FE} = 5.4 \times (V_A - V_B)$$
$$= (iPD2 - iPD1) \times 315k\Omega$$

Tracking Error Amplifier

Each signal current from the photodiodes E and F is I-V converted and input to Pins 7 and 8 via a resistor which determines the gain. The signal is amplified by the gain amplifier, operated by the tracking error amplifier and then the (F-E) signal is output to Pin 11.



The balance adjustment is performed by varying the combined resistance value of the feedback resistors, which are T type-configured at the E I-V amplifier, by using the external resistance value of EI pin.

F I-V amplifier feedback resistance value = R_{F1} + R_{F2} +
$$\frac{R_{F1} \times R_{F2}}{R_{F3}}$$
 = 403k Ω


E I-V amplifier feedback resistance value =
$$(Re_1 // R_1) + Re_2 + \frac{(Re_1 // R_1) \times Re_2}{(Re_3 // R_2)}$$

Leave El pin open when the balance adjustment is not executed in this IC.


The gain for F I-V and E I-V amplifiers becomes the same when EI pin is left open.

Center Voltage Generation Circuit

This circuit provides the center potential when this IC is used at single power supply. The maximum current is approximately ± 3 mA. The output impedance is approximately ± 0 Ω.



APC & Laser Power Control




• APC

When the laser diode is driven by a constant current, the optical power output has extremely large negative temperature characteristics. The APC circuit is used to maintain the optical power output at a constant level. The laser diode current is controlled according to the monitor photo diode output.


APC is set to ON by connecting the LD_ON pin to Vcc; OFF by connecting it to Vcc.

Application Circuit

• For single power supply +3.5V



• For dual power supply ±1.75V



Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same.

LASER POWER CONTROL (LPC)

The RF level is stabilized by attaching an offset to the APC V_L and controlling the laser power in sync with the RF level fluctuations.

The RF O and RF I levels are compared and the larger of the two is smoothed by the RFTC's external CR.

This signal is then compared with the reference level.

The laser power is controlled by attaching an offset to V_L according to the results of comparison with the reference level.

Set the reference level to 670mV. (center voltage reference)

When the reference level is changed, connect the external resistor to the AGCVTH pin (Pin 1). The reference level can be lowered by connecting the resistor between Pin 1 and the center output voltage or between Pin 20 and Vcc.

The AGCCONT pin (pin 18) is used to switch the level of the laser power control circuit; OFF, ON (laser power limit of 30%) and ON (laser power limit of 50%)

Note) For the laser power limit, 50% is recommended for PD IC; 30% for LC.

AGCCONT	LPC	LPC limit	V∟ variable range
H (Vcc)	OFF	_	Approximately 1.27V
M (VC or OPEN)	ON	30%	Approximately 1.27V ± 350mV
L (VEE)	ON	50%	Approximately 1.27V ± 570mV

Notes on Operation

1. Power supply

The CXA2550M/N can be used either at dual power supply or single power supply. The table below shows the connection of power supply for each case.

	Vcc	VEE	VC
Dual power supply	+power supply	-power supply	GND
Single power supply	Power supply	GND	OPEN

2. RF amplifier

In this circuit, the IC internal phase compensation value is set so as to support the voltage output-type pickup. Therefore, when the current output-type pickup is used, the capacitance of optical pickup and leads etc. are attached to PD1 and PD2 pins and oscillation may occur.

3. laser power control

The RF level is stabilized by attaching an offset to the APC V_L and controlling the laser power in sync with the RF level fluctuations. Therefore, use this circuit in the state where the focus servo is applied.


The laser life is shortened by increasing the laser power when the less light is reflected from the disc. It is recommended that the typical laser power value is set lower to maintain the laser life.


Take care of the laser maximum ratings when using the laser power control circuit.

Package Outline Unit: mm

CXA2550M

20PIN SOP (PLASTIC) 300mil







PACKAGE STRUCTURE

		PACKAGE MATERIAL	EPOXY / PHENOL RESIN
SONY CODE	SOP-20P-L01	LEAD TREATMENT	SOLDER PLATING
EIAJ CODE	*SOP020-P-0300-A	LEAD MATERIAL	COPPER ALLOY
JEDEC CODE		PACKAGE WEIGHT	0.3g

SCT Ass'y

20PIN SOP (PLASTIC) 300mil





PACKAGE STRUCTURE

	PACKAGE MATERIAL	EPOXY / PHENOL RESIN
SONY CODE SOP-20P-L01	LEAD TREATMENT	SOLDER PLATING
EIAJ CODE *SOP020-P-0300-A	LEAD MATERIAL	COPPER ALLOY
JEDEC CODE	PACKAGE WEIGHT	0.3g


LEAD PLATING SPECIFICATIONS


ITEM	SPEC.
LEAD MATERIAL	COPPER ALLOY
SOLDER COMPOSITION	Sn-Bi Bi:1-4wt%
PLATING THICKNESS	5-18μm


Package Outline Unit: mm


CXA2550N


20PIN SSOP (PLASTIC)











DETAIL **B** : PALLADIUM

NOTE: Dimension $"\ast"$ does not include mold protrusion.

SONY CODE	SSOP-20P-L01
EIAJ CODE	SSOP020-P-0044
JEDEC CODE	

PACKAGE STRUCTURE

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	PALLADIUM PLATING
LEAD MATERIAL	COPPER ALLOY
PACKAGE MASS	0.1g