

EM640FV16FW Series Low Power, 256Kx16 SRAM

Document Title

256K x16 bit Low Power and Low Voltage Full CMOS Static RAM

Revision History

Revision No.HistoryDraft DateRemark0.0Initial DraftAugust 13, 2003

Emerging Memory & Logic Solutions Inc.

4F Korea Construction Financial Cooperative B/D, 301-1 Yeon-Dong, Jeju-Si, Jeju-Do, Rep.of Korea $\,$ Zip Code : 690-719 Tel : +82-64-740-1712 Fax : +82-64-740-1749~1750 / Homepage : www.emlsi.com

The attached data sheets are provided by EMLSI reserve the right to change the specifications and products. EMLSI will answer to your questions about device. If you have any questions, please contact the EMLSI office.



EM640FV16FW Series

Low Power, 256Kx16 SRAM

256K x16 Bit Low Power and Low Voltage CMOS Static RAM

FEATURES

- Process Technology : 0.18μm Full CMOS

Organization :256K x16Power Supply Voltage

=> EM640FV16FW: 2.7~3.6V

- Three state output and TTL Compatible

- Packaged product designed for 55/70ns

GENERAL PHYSICAL SPECIFICATIONS

- Backside die surface of polished bare silicon

- Typical Die Thickness = 725um

- Typical top-level metalization :

=> Metal (Ti/TiN/Al-Cu 0.5%): 5.7K Angstroms thickness

Topside Passivation :=> 7K Angstroms PE-SiN

- Typical Pad Size: 90.0um x 80.0um

- Wafer diameter: 8 inch

OPTIONS

- C1/W1 : DC Probed Die/Wafer @ Hot Temp- C2/W2 : DC/AC Probed Die/Wafer @ Hot Temp

PAD DESCRIPTIONS

Name	Function	Name	Function
CS1, CS2	Chip select inputs	Vcc	Power Supply
ŌE	Output Enable input	Vss	Ground
WE	Write Enable input	UB	Upper Byte (I/O _{9~16})
A0~A17	Address Inputs	LB	Lower Byte (I/O _{1~8})
I/O1~I/O16	Data Inputs/Outpus	*NC	No Connection



EM640FV16FW Series

Low Power, 256Kx16 SRAM

FUNCTIONAL SPECIFICATIONS

There are 3 classifications for EMLSI die and wafers products, which are C1 and C2 for die and W1 and W2 for wafer, respectively. Each die and wafer support dedicated charateristics and probe the eletrical parameters within their specifications. Followings are brief information for die and wafer classifications. Please refer to packaged specifications for more information but these parameters are not guaranteed at bare die and wafer.

- C1 LEVEL DIE OR W1 LEVEL WAFER

The DC parameters are measured by specification for C1 level die or W1 level wafer. The DC parameters measured at 70°C temperature, which called 'Hot DC Sorting' Other parameters are not guaranteed and warranted including device reliability. Please refer to qualification report for device reliability and package level datasheets for electrical parameters.

- C2 LEVEL DIE OR W2 LEVEL WAFER

The DC parameters and selected AC parameters are measured with for C2 level die or W2 level wafer. The DC characteristics of C2 die and W2 wafer is tested based on DC specifications of C1 level die and W1 level wafer. The DC and specified AC parameters are tested at 70°C temperature, which called 'Hot DC & Selective AC Sorting'. Other parameters are not guaranteed and warranted including device reliability. Please refer to qualification report for device reliability and package level datasheets for electrical parameters.


C2 level die and W2 level wafer probe following AC parameter.

- tRC, tAA, tCO
- tWC, tCW

PACKAGING

Individual device will be packed in anti-static trays.

- Chip Trays : A 2-inch square waffle style carrier for die with separate compartments for each die. Commonly referred to as a waffle pack, each tray has a cavity size selected for the device that allows for easy loading and unloading and prevents rotation. The tray itself is made of conductive material to reduce the danger of damage to the die from electrostatic discharge. The chip carriers will be labeled with the following information :
- EMLSI wafer lot number
- EMLSI part number
- Quantity
- Jar Packing: Jar packing is made by EMLSI and used by many customers that we deliver the requested die as wafer. The pack is consisted of clean paper to wrap the wafer, high cushioned sponge between wafers and hardly fragile plastic box with sponge. Each pack has typically 25 wafers and then several packs are put into larger box depending on amounts of wafers.



Die orientation in chip carriers

STORAGE AND HANDLING

EMLSI recommends the die stored in a controlled environment with filtered nitrogen. The carrier must be opened at ESD safe environment when inspection and assembly.



ABSOLUTE MAXIMUM RATINGS *

Parameter	Symbol	Ratings	Unit
Voltage on Any Pin Relative to Vss	V _{IN} , V _{OUT}	-0.2 to Vcc+0.3(Max.4.0V)	V
Voltage on Vcc supply relative to Vss	V _{CC}	-0.2 to 4.0V	V
Power Dissipation	P _D	1.0	W
Operating Temperature	T _A	-40 to 85	°C

^{*} Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation should be restricted to recommended operating condition. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

FUNCTIONAL DESCRIPTION

CS ₁	CS ₂	ŌĒ	WE	LB	UB	I/O ₁₋₈	I/O ₉₋₁₆	Mode	Power
Н	Х	Х	Х	Х	Х	High-Z	High-Z	Deselected	Stand by
Х	L	Х	X	X	X	High-Z	High-Z	Deselected	Stand by
Х	Х	Х	Х	Н	Н	High-Z	High-Z	Deselected	Stand by
L	Н	Н	Н	L	Х	High-Z	High-Z	Output Disabled	Active
L	Н	Н	Н	Х	L	High-Z	High-Z	Output Disabled	Active
L	Н	L	Н	L	Н	Data Out	High-Z	Lower Byte Read	Active
L	Н	L	Н	Н	L	High-Z	Data Out	Upper Byte Read	Active
L	Н	L	Н	L	L	Data Out	Data Out	Word Read	Active
L	Н	Х	L	L	Н	Data In	High-Z	Lower Byte Write	Active
L	Н	Х	L	Н	L	High-Z	Data In	Upper Byte Write	Active
L	Н	Х	L	L	L	Data In	Data In	Word Write	Active

Note: X means don't care. (Must be low or high state)





RECOMMENDED DC OPERATING CONDITIONS 1)

Parameter	Symbol	Min	Тур	Max	Unit
Supply voltage	V _{CC}	2.7	3.3	3.6	V
Ground	V _{SS}	0	0	0	V
Input high voltage	V _{IH}	2.2	-	$V_{CC} + 0.2^{2)}$	V
Input low voltage	V _{IL}	-0.2 ³⁾	-	0.6	V

- 1. TA= -40 to 85°C, otherwise specified
- 2. Overshoot: Vcc +2.0 V in case of pulse width ≤ 20ns
- 3. Undershoot: -2.0 V in case of pulse width ≤ 20ns
- 4. Overshoot and undershoot are sampled, not 100% tested.

$\textbf{CAPACITANCE}^{1)} \ \ (f=1 MHz, \, T_A=25^oC)$

ltem	Symbol	Test Condition	Min	Max	Unit
Input capacitance	C _{IN}	V _{IN} =0V	-	8	pF
Input/Ouput capacitance	C _{IO}	V _{IO} =0V	-	10	pF

^{1.} Capacitance is sampled, not 100% tested

DC AND OPERATING CHARACTERISTICS

Parameter	Symbol	Test Conditions		Min	Тур	Max	Unit
Input leakage current	I _{LI}	$V_{IN}=V_{SS}$ to V_{CC}		-1	-	1	uA
Output leakage current	I _{LO}	$\overline{\text{CS}}_1 = \text{V}_{\text{IH}} \text{ or } \text{CS}_2 = \text{V}_{\text{IL}} \text{ or } \overline{\text{OE}} = \text{V}_{\text{IH}} \text{ or } \overline{\text{WE}} = \text{V}_{\text{IL}} \text{ or } \overline{\text{LB}} = \text{V}_{\text{ID}} = \text{V}_{\text{SS}} \text{ to } \text{V}_{\text{CC}}$	-1	-	1	uA	
Operating power supply	I _{CC}	I_{IO} =0mA, \overline{CS}_1 = V_{IL} , CS_2 = \overline{WE} = V_{IH} , V_{IN} = V_{IH} or V_{IL}		-	-	3	mA
Average operating current	I _{CC1}	Cycle time= 1μ s, 100% duty, I_{IO} =0mA, $\overline{CS}_1 \le 0.2V$, $\overline{LB} \le 0.2V$ or/and $\overline{UB} \le 0.2V$, $\overline{CS}_2 \ge V_{CC}$ -0.2V $V_{IN} \le 0.2V$ or $V_{IN} \ge V_{CC}$ -0.2V	-	-	3	mA	
	Cycle time = Min, I_{IO} =0mA, 100% duty, $\overline{CS}_{1}=V_{11}, \overline{CS}_{2}=V_{12}, \overline{LB}_{1}=V_{12}, \overline{LB}_{2}=V_{13}$	55ns	-	-	30	mA	
	I _{CC2}	$\overline{\text{CS}}_1 = \text{V}_{\text{IL}}$, $\text{CS}_2 = \text{V}_{\text{IH}}$, $\overline{\text{LB}} = \text{V}_{\text{IL}}$ or/and $\overline{\text{UB}} = \text{V}_{\text{IL}}$, $\text{V}_{\text{IN}} = \text{V}_{\text{IL}}$ or V_{IH}	70ns	-	-	25	mA
Output low voltage	V _{OL}	I _{OL} = 2.1mA	1	-	-	0.4	V
Output high voltage	V _{OH}	I _{OH} = -1.0mA		2.4	-	-	V
Standby Current (TTL)	I _{SB}	$\overline{\text{CS}}_1 = \text{V}_{\text{IH}}, \text{ CS}_2 = \text{V}_{\text{IL}}, \text{ Other inputs} = \text{V}_{\text{IH}} \text{ or } \text{V}_{\text{IL}}$	ner inputs=V _{IH} or V _{IL}		-	0.3	mA
Standby Current (CMOS)	I _{SB1}	$\label{eq:controlled} \hline \overline{\text{CS}}_1{\geq}\text{V}_{\text{CC}}\text{-}0.2\text{V}, \text{CS}}_2{\geq}\text{V}_{\text{CC}}\text{-}0.2\text{V} \ (\overline{\text{CS}}_1 \text{ controlled}) \\ \text{or } 0\text{V}{\leq}\text{CS}}_2{\leq}0.2\text{V} \ (\text{CS}}_2 \text{ controlled}), \\ \text{Other inputs} = 0{\sim}\text{V}_{\text{CC}} \\ \text{(Typ. condition: V}_{\text{CC}}\text{=}3.3\text{V} @ 25^{\circ}\text{C}) \\ \text{(Max. condition: V}_{\text{CC}}\text{=}3.6\text{V} @ 85^{\circ}\text{C}) \\ \hline \end{array}$	LL	-	1 ¹⁾	12	uA

NOTES

1. Typical values are measured at Vcc=3.3V, T_A =25°C and not 100% tested.



EM640FV16FW Series

Low Power, 256Kx16 SRAM

AC OPERATING CONDITIONS

Test Conditions (Test Load and Test Input/Output Reference)

Input Pulse Level: 0.4 to 2.2V Input Rise and Fall Time: 5ns


Input and Output reference Voltage: 1.5V
Output Load (See right): CL = 100pF+ 1 TTL

 $CL^{1)} = 30pF + 1 TTL$

1. Including scope and Jig capacitance

2. R₁=3070 ohm, R₂=3150 ohm

3. V_{TM} =2.8V



READ CYCLE ($V_{cc} = 2.7 \text{ to } 3.6 \text{V}, \text{ Gnd} = 0 \text{V}, T_A = -40 ^{\circ} \text{C to } +85 ^{\circ} \text{C}$)

Banamatan	Symbol	5	5ns	70	11:4	
Parameter	Symbol	Min Max		Min	Max	Unit
Read cycle time	t _{RC}	55	-	70	-	ns
Address access time	t _{AA}	-	55	-	70	ns
Chip select to output	t _{co1} , t _{co2}	-	55	-	70	ns
Output enable to valid output	t _{OE}	-	30	-	35	ns
UB, LB acess time	t _{BA}		55		70	ns
Chip select to low-Z output	t _{LZ1,} t _{LZ2}	10	-	10	-	ns
UB, LB enable to low-Z output	t _{BLZ}	10	-	10	-	ns
Output enable to low-Z output	t _{OLZ}	5	-	5	-	ns
Chip disable to high-Z output	t _{HZ1} , t _{HZ2}	0	20	0	25	ns
UB, LB disable to high-Z output	t _{BHZ}	0	20	0	25	ns
Output disable to high-Z output	t _{OHZ}	0	20	0	25	ns
Output hold from address change	t _{OH}	10	-	10	-	ns

WRITE CYCLE (V_{cc} =2.7 to 3.6V, Gnd = 0V, T_A = -40°C to +85°C)


Denomenton	Symbol	55	55ns		70ns		
Parameter	Symbol	Min	Min Max		Max	Unit	
Write cycle time	t _{WC}	55	-	70	-	ns	
Chip select to end of write	t _{CW1} , t _{CW2}	45	-	60	-	ns	
Address setup time	t _{As}	0	-	0	-	ns	
Address valid to end of write	t _{AW}	45	-	60	-	ns	
UB, LB valid to end of write	t _{BW}	45	-	55	-	ns	
Write pulse width	t _{WP}	40	-	50	-	ns	
Write recovery time	t _{WR}	0	-	0	-	ns	
Write to ouput high-Z	t _{WHZ}	0	20	0	25	ns	
Data to write time overlap	t _{DW}	30		30		ns	
Data hold from write time	t _{DH}	0	-	0	-	ns	
End write to output low-Z	t _{OW}	5	-	5	-	ns	




EM640FV16FW Series Low Power, 256Kx16 SRAM

TIMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1). (Address Controlled, $\overline{CS}1=\overline{OE}=V_{IL}$, $CS2=\overline{WE}=V_{IH}$, \overline{UB} or/and $\overline{LB}_{=}V_{IL}$)



TIMING WAVEFORM OF READ CYCLE(2) $(\overline{WE} = V_{IH})$




NOTES (READ CYCLE)


- 1. t_{HZ} and t_{OHZ} are defined as the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
- 2. At any given temperature and voltage condition, t_{HZ}(Max.) is less than t_{LZ}(Min.) both for a given device and from device to device interconnection.



TIMING WAVEFORM OF WRITE CYCLE(1) (WE CONTROLLED)




TIMING WAVEFORM OF WRITE CYCLE(2) (CS1 CONTROLLED)







TIMING WAVEFORM OF WRITE CYCLE(3) (UB, LB CONTROLLED)



NOTES (WRITE CYCLE)

- 1. A write occurs during the overlap(t_{WP}) of low \overline{CS}_1 and low \overline{WE} . A write begins when \overline{CS}_1 goes low and \overline{WE} goes low with asserting \overline{UB} or \overline{LB} for single byte operation or simultaneously asserting \overline{UB} and \overline{LB} for double byte operation. A write ends at the earliest transition when \overline{CS}_1 goes high and \overline{WE} goes high. The t_{WP} is measured from the beginning of write to the end of write.
- 2. t_{CW} is measured from the \overline{CS}_1 going low to end of write.
- 3. $t_{\mbox{\scriptsize AS}}$ is measured from the address valid to the beginning of write.
- 4. t_{WR} is measured from the end or write to the address change. t_{WR} applied in case a write ends as $\overline{\text{CS}}_1$ or $\overline{\text{WE}}$ going high.




DATA RETENTION CHARACTERISTICS

Parameter	Parameter Symbol Test Condition		Min	Тур	Max	Unit
V _{CC} for Data Retention	V _{DR}	I _{SB1} Test Condition (Chip Disabled) ¹⁾	1.5	-	3.6	٧
Data Retention Current	I DR	V _{CC} =1.5V, I _{SB1} Test Condition (Chip Disabled) ¹⁾	-	0.5	-	uA
Chip Deselect to Data Retention Time	t _{SDR}	See data retention wave form	0	-	-	nc
Operation Recovery Time	t _{RDR}			-	-	ns

NOTES

1. See the $I_{\mbox{\footnotesize{SB1}}}$ measurement condition of datasheet page 5.

DATA RETENTION WAVE FORM







Low Power, 256Kx16 SRAM

MEMORY FUNCTION GUIDE

