

## **DS80PCI800**

# 2.5 Gbps / 5.0 Gbps / 8.0 Gbps 8 Channel PCI Express Repeater with Equalization and De-Emphasis

## **General Description**

The DS80PCI800 is a low power, 8 channel repeater with 4-stage input equalization, and output de-emphasis driver to enhance the reach of PCI express serial links in board-to-board or cable interconnects. Ideal for higher density x8 and x16 PCI express configurations, the DS80PCI800 automatically detects and adapts to Gen-1, Gen-2 and Gen-3 data rates for easy system upgrade.

Each channel supports seamless detection and management of the new Gen-3 transmit equalizer coefficients (FIR tap) handshake protocol and PCle control signals such as transmit idle, beacon etc. without external system intervention. An automatic receive detection circuitry controls the input termination impedance based upon endpoint insertion (hot-plug events). These features guarantee PCle interoperability at both the electrical and system level, while reducing design complexity.

Powered by National's SiGe BiCMOS process, DS80PCI800 offers programmable transmit de-emphasis (up to 12 dB), transmit VOD (up to 1300 mVp-p) and receive equalization (up to 36 dB) to enable longer distance transmission in lossy copper cables (10m+), or backplanes (40"+) with multiple connectors. The receiver is capable of opening an input eye that is completely closed due to inter-symbol interference (ISI) introduced by the interconnect medium.

The programmable settings can be applied easily via pins, software (SMBus/I2C) or loaded via an external EEPROM. When operating in the EEPROM mode, the configuration information is automatically loaded on power up, which eliminates the need for an external microprocessor or software driver.

With a low power consumption and control to turn-off unused channels, the DS80PCl800 is part of National's PowerWise family of energy efficient devices.


### **Features**

■ Comprehensive family, proven system inter-operability


DS80PCl102 : x1 PCle Gen-1/2/3 DS80PCl402 : x4 PCle Gen-1/2/3 **DS80PCl800** : x8/x16 PCle Gen-1/2/3

- Automatic rate detect and adaptation to Gen-1/2/3 speeds
- Seamless support for Gen-3 transmit FIR handshake
- Rate adaptive receive EQ (up to 36 dB), transmit deemphasis (up to 12 dB) only Gen-1/2
- Adjustable Transmit VOD: 0.8 to 1.3 Vp-p (pin mode)
- 0.2 UI of residual deterministic jitter at 8 Gbps after 40" of FR4 or 10m 30awg PCIe Cable
- Low power dissipation with ability to turnoff unused channels: 65 mW/channel
- Automatic receiver detect (hot-plug)
- Multiple configuration modes: Pins/SMbus/Direct-EEPROM load
- Flow-thru pinout: 54-pin LLP (10 mm x 5.5 mm, 0.5 mm pitch)
- Single supply voltage: 2.5V or 3.3V (selectable)
- 3 kV HBM ESD rating
- -40 to 85°C operating temperature range

## **Typical Application**




# Block Diagram - Detail View Of Channel (1 Of 8)



30133386

## **Pin Diagram**



#### DS80PCI800 Pin Diagram 54 lead

#### 30133392

## **Ordering Information**

NSID Qty		Spec	Package
DS80PCI800SQ	Tape & Reel Supplied As 2,000 Units	NOPB	SQA54A
DS80PCI800SQE	Tape & Reel Supplied As 250 Units	NOPB	SQA54A

# **Pin Descriptions**

Pin Name	Pin Number	I/O, Type	Pin Description
Differential High Spe	ed I/O's		
INB_0+, INB_0-,	1, 2, 3, 4,	I	Inverting and non-inverting differential inputs to bank B
INB_1+, INB_1-,	5, 6, 7, 8,		equalizer. A gated on-chip 50Ω termination resistor connects
INB_2+, INB_2-,			INB_n+ to VDD and INB_n- to VDD when enabled.
INB_3+, INB_3-,			
INA_0+, INA_0-,	10, 11, 12, 13,	l I	Inverting and non-inverting differential inputs to bank B
INA_1+, INA_1-,	15, 16, 17, 18		equalizer. A gated on-chip $50\Omega$ termination resistor connects INA_n+ to VDD and INA_n- to VDD when enabled.
INA_2+, INA_2-,			INVENT to VDB and INVENT to VDB Whom chabled.
INA_3+, INA_3-			
OUTB_0+, OUTB_0-, OUTB_1+, OUTB_1-, OUTB_2+, OUTB_2-, OUTB_3+, OUTB_3-,	45, 44, 43, 42, 40, 39, 38, 37	0	Inverting and non-inverting $50\Omega$ driver bank A outputs with deemphasis. Compatible with AC coupled CML inputs.
OUTA_0+, OUTA_0-, OUTA_1+, OUTA_1-, OUTA_2+, OUTA_2-, OUTA_3+, OUTA_3-	35, 34, 33, 32, 31, 30, 29, 28	0	Inverting and non-inverting $50\Omega$ driver bank A outputs with deemphasis. Compatible with AC coupled CML inputs.
Control Pins — Share	ed (LVCMOS)		
ENSMB	48	I, FLOAT, LVCMOS	System Management Bus (SMBus) enable pin  Tie $1k\Omega$ to VDD = Register Access SMBus Slave Mode  FLOAT = Read External EEPROM (Master SMBUS Mode)  Tie $1k\Omega$ to GND = Pin Mode
ENSMB = 1 (SMBUS I	MODE)		
SCL	50	I, LVCMOS O, OPEN Drain	ENSMB Master or Slave mode SMBUS clock input is enabled (slave mode). Clock output when loading EEPROM configuration (master mode).
SDA	49	I, LVCMOS, O, OPEN Drain	ENSMB Master or Slave mode The SMBus bi-directional SDA pin is enabled. Data input or open drain (pull-down only) output.
AD0-AD3	54, 53, 47, 46	I, LVCMOS	ENSMB Master or Slave mode SMBus Slave Address Inputs. In SMBus mode, these pins are the user set SMBus slave address inputs.
READ_EN	26	I, LVCMOS	When using an External EEPROM, a transition from high to low starts the load from the external EEPROM
ENSMB = 0 (PIN MOD	)E)	!	<u> </u>
EQA0, EQA1, EQB0, EQB1	20, 19, 46, 47	I, 4-LEVEL, LVCMOS	EQA[1:0] and EQB[1:0] control the level of equalization on the input pins. The pins are active only when ENSMB is deasserted (low). The 8 channels are organized into two banks. Bank A is controlled with the EQA[1:0] pins and bank B is controlled with the EQB[1:0] pins. When ENSMB goes high the SMBus registers provide independent control of each channel. The EQB[1:0] pins are converted to SMBUS AD2/AD3 inputs. See <i>Table 2: Equalizer Settings</i> .

Pin Name	Pin Number	I/O, Type	Pin Description
DEMA0, DEMA1, DEMB0, DEMB1	49, 50, 53, 54	I, 4-LEVEL, LVCMOS	DEMA[1:0] and DEMB[1:0] control the level of de-emphasis of the output driver when in Gen1/2 mode. The pins are only active when ENSMB is de-asserted (low). The 8 channels are organized into two banks. Bank A is controlled with the DEMA [1:0] pins and bank B is controlled with the DEMB[1:0] pins. When ENSMB goes high the SMBus registers provide independent control of each channel. The DEMA[1:0] pins are converted to SMBUS SCL/SDA and DEMB[1:0] pins are converted to AD0, AD1 inputs.  See <i>Table 3: Output Voltage and De-emphasis Settings</i> .
RATE	21	I, 4-LEVEL, LVCMOS	RATE control pin selects GEN 1,2 and GEN 3 operating modes. Tie $1k\Omega$ to GND = GEN 1,2 FLOAT = AUTO Rate Select Tie $20k\Omega$ to GND = GEN 3 without De-emphasis Tie $1k\Omega$ to VDD = GEN 3 with De-emphasis
SD_TH	26	I, 4-LEVEL, LVCMOS	Controls the internal Signal Detect Threshold. See <i>Table 5: Signal Detect Threshold Level</i> .
Control Pins — Both	Pin and SMBus	s Modes (LVCI	MOS)
RXDET	22	I, 4-LEVEL, LVCMOS	The RXDET pin controls the receiver detect function. Depending on the input level, a $50\Omega$ or $>50k\Omega$ termination to the power rail is enabled. See <i>Table 4: RX-Detect Settings</i> .
RESERVED	23	I, FLOAT	Float (leave pin open) = Normal Operation
VDD_SEL	25	I, FLOAT	Controls the internal regulator FLOAT = 2.5V mode Tie GND = 3.3V mode
PRSNT	52	I, LVCMOS	Cable Present Detect input. high when a cable is not present per PCle Cabling Spec. 1.0. Puts part into low power mode. When LOW (normal operation) part is enabled. See <i>Table 4: RX-Detect Settings</i> .
Outputs			
ALL_DONE	27	O, LVCMOS	Valid Register Load Status Output HIGH = External EEPROM load failed LOW = External EEPROM load passed
Power	1		
VIN	24	Power	In 3.3V mode, feed 3.3V to VIN In 2.5V mode, leave floating
VDD	9, 14, 36, 41, 51	Power	Power supply pins CML/analog 2.5V mode, connect to 2.5V supply 3.3V mode, connect 0.1uF cap to each VDD pin
GND	DAP	Power	Ground pad (DAP - die attach pad)
Notoo:			

### Notes:

LVCMOS inputs without the "FLOAT" conditions must be driven to a logic low or high at all times or operation is not guaranteed.

Input edge rate for LVCMOS/FLOAT inputs must be faster than 50 ns from 10–90%.

For 3.3V mode operation, VIN pin = 3.3V and the "VDD" for the 4-level input is 3.3V.

For 2.5V mode operation, VDD pin = 2.5V and the "VDD" for the 4-level input is 2.5V.

## Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.

Supply Voltage (VDD - 2.5V mode)

Supply Voltage (VIN - 3.3V mode)

LVCMOS Input/Output Voltage

CML Input Voltage

CML Input Current

Junction Temperature

Storage Temperature

-0.5V to +2.75V

-0.5V to +4.0V

-0.5V to (VDD+0.5)

-30 to +30 mA

-30 to +30 mA

-40°C to +125°C

Lead Temperature Range Soldering (4 sec.)

SQA54A Package

Derate SQA54A Package 52.6mW/°C above

+25°C

+260°C

**ESD Rating** 

 HBM, STD - JESD22-A114F
 3 kV

 MM, STD - JESD22-A115-A
 200 V

 CDM, STD - JESD22-C101-D
 1000 V

Thermal Resistance

 $\theta$ JC 11.5°C/W  $\theta$ JA, No Airflow, 4 layer JEDEC 19.1°C/W

For soldering specifications: see product folder at www.national.com/ms/MS/MS-SOLDERING.pdf

Typ Max Units Min 2.375 2.5 2.625 ٧ Supply Voltage (2.5V mode) Supply Voltgae (3.3V mode) 3.0 3.3 3.6 °C **Ambient Temperature** -40 25 +85 SMBus (SDA, SCL) 3.6 Supply Noise up to 50 MHz 100 mVp-p

(Note 4)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
Power	•				-	
PD	Power Dissipation	VDD = 2.5 V supply, EQ Enabled, VOD = 1.0 Vp-p, RXDET = 1, PRSNT = 0		500	700	mW
		VIN = 3.3 V supply, EQ Enabled, VOD = 1.0 Vp-p, RXDET = 1, PRSNT = 0		660	900	mW
LVCMOS/L	LVTTL DC Specifications					
$V_{ih}$	High Level Input Voltage		2.0		3.6	V
V <sub>il</sub>	Low Level Input Voltage		0		0.8	V
V <sub>oh</sub>	High Level Output Voltage (ALL_DONE pin)	I <sub>oh</sub> = -4mA	2.0			V
V <sub>ol</sub>	Low Level Output Voltage (ALL_DONE pin)	I <sub>ol</sub> = 4mA			0.4	V
l <sub>ih</sub>	Input High Current (PRSNT pin)	VIN = 3.6 V, LVCMOS = 3.6 V	-15		+15	uA
	Input High Current with internal resistors (4–level input pin)		+20		+150	uA
I <sub>il</sub>	Input Low Current (PRSNT pin)	VIN = 3.6 V, LVCMOS = 0 V	-15		+15	uA
	Input Low Current with internal resistors (4–level input pin)		-160		-40	uA

Symbol	Parameter	Conditions	Min	Тур	Max	Units
CML Receiver	Inputs (IN_n+, IN_n-)	•		•		•
RL <sub>rx-diff</sub>	RX Differential return	0.05 - 1.25 GHz		-16		dB
	loss	1.25 - 2.5 GHz		-16		dB
		2.5 - 4.0 GHz		-14		dB
RLrx-cm	RX Common mode	0.05 - 2.5 GHz		-12		dB
	return loss	2.5 - 4.0 GHz		-8		dB
Zrx-dc	RX DC common mode impedance	Tested at VDD = 2.5 V	40	50	60	Ω
Zrx-diff-dc	RX DC differntial mode impedance	Tested at VDD = 2.5 V	80	100	120	Ω
Vrx-diff-dc	Differential RX peak to peak voltage (VID)	Tested at pins	0.6	1.0	1.2	V
Zrx-high-imp- dc-pos	DC Input common mode impedance for V>0	VID = 0 to 200mV, ENSMB = 0, RXDET = 0, VDD = 2.5 V		50		ΚΩ
Vrx-signal-det- diff-pp	Signal detect assert level for active data signal	SD_TH = float, 0101 pattern at 8 Gbps				mVp-p
Vrx-idle-det- diff-pp	Signal detect de-assert level for electrical idle	SD_TH = float, 0101 pattern at 8 Gbps		110		mVp-p

Symbol	Parameter	Conditions	Min	Тур	Max	Units
High Speed Ou	tputs				ļ	
V <sub>tx-diff-pp</sub>	Output Voltage Differential Swing	Differential measurement with OUT_n+ and OUT_n-, terminated by $50\Omega$ to GND, AC-Coupled, VID = 1.0 Vp-p,	0.8	1.0	1.2	Vp-p
		DEM0 = 1, DEM1 = 0, ( <i>Note 7</i> )				
V <sub>tx-de-ratio_3.5</sub>	TX de-emphasis ratio	VOD = 1.0 Vp-p, DEM0 = 0, DEM1 = R, GEN 1, 2 modes only		-3.5		dB
V <sub>tx-de-ratio_6</sub>	TX de-emphasis ratio	VOD = 1.0 Vp-p, DEM0 = R, DEM1 = R, GEN 1, 2 modes only		-6		dB
T <sub>TX-HF-DJ-DD</sub>	TX Dj > 1.5 MHz				0.15	UI
T <sub>TX-HF-DJ-DD</sub>	TX RMS jitter < 1.5 MHz				3.0	ps RMS
T <sub>TX-RISE-FALL</sub>	TX rise/fall time	20% to 80% of differential output voltage	35	45		ps
T <sub>RF-MISMATCH</sub>	TX rise/fall mismatch	20% to 80% of differential output voltage		0.01	0.1	UI
RL <sub>TX-DIFF</sub>	TX Differential return	0.05 - 1.25 GHz		-16		dB
TX-BILL	loss	1.25 - 2.5 GHz		-12		dB
		2.5 - 4 GHz		-11		dB
RL <sub>TX-CM</sub>	TX Common mode	0.05 - 2.5 GHz		-12		dB
17. 0111	return loss	2.5 - 4 GHz		-8		dB
Z <sub>TX-DIFF-DC</sub>	DC differential TX impedance			100		Ω
V <sub>TX-CM-AC-PP</sub>	TX AC common mode voltage	VOD = 1.0 Vp-p, DEM0 = 1, DEM1 = 0			100	mVpp
I <sub>TX-SHORT</sub>		Total current the transmitter can supply when shorted to VDD or GND		20		mA
V <sub>TX-CM-DC-</sub> ACTIVE-IDLE-DELTA	Absolute delta of DC common mode voltage during L0 and electrical idle				100	mV
V <sub>TX-CM-DC-LINE-</sub>	Absolute delta of DC common mode voltgae between TX+ and TX-				25	mV
T <sub>TX-IDLE-DATA</sub>	Max time to transition to differential DATA signal after IDLE	VID = 1.0 Vp-p, 8 Gbps		3.5		ns
T <sub>TX-DATA-IDLE</sub>	Max time to transition to IDLE after differential DATA signal	VID = 1.0 Vp-p, 8 Gbps		6.2		ns
T <sub>PLHD/PHLD</sub>	High to Low and Low to High Differential Propagation Delay	EQ = 00, ( <i>Note 6</i> )		200		ps
T <sub>LSK</sub>	Lane to lane skew	T = 25C, VDD = 2.5V		25		ps
T <sub>PPSK</sub>	Part to part propagation delay skew	T = 25C, VDD = 2.5V		40		ps

Symbol	Parameter	Conditions	Min	Тур	Max	Units
Equalization	1			•		•
DJE1	Residual deterministic jitter at 8 Gbps	35" 4mils FR4, VID = 0.8 Vp-p, PRBS15, <b>EQ = 1F'h,</b> DEM = 0 dB		0.14		UI
DJE2	Residual deterministic jitter at 5 Gbps	35" 4mils FR4, VID = 0.8 Vp-p, PRBS15, <b>EQ = 1F'h,</b> DEM = 0 dB		0.1		UI
DJE3	Residual deterministic jitter at 2.5 Gbps	35" 4mils FR4, 0.05 VID = 0.8 Vp-p, PRBS15, <b>EQ = 1F'h</b> , DEM = 0 dB				UI
DJE4	Residual deterministic jitter at 8 Gbps	10 meters 30 awg cable, VID = 0.8 Vp-p, PRBS15, <b>EQ = 2F'h,</b> DEM = 0 dB		0.16		UI
DJE5	Residual deterministic jitter at 5 Gbps	10 meters 30 awg cable, VID = 0.8 Vp-p, PRBS15, <b>EQ = 2F'h</b> , DEM = 0 dB		0.1		UI
DJE6	Residual deterministic jitter at 2.5 Gbps	10 meters 30 awg cable, VID = 0.8 Vp-p, PRBS15, <b>EQ = 2F'h,</b> DEM = 0 dB		0.05		UI
De-emphasi	s (GEN 1,2 mode only)					
DJD1	Residual deterministic jitter at 2.5 Gbps and 5.0 Gbps	10" 4mils FR4, VID = 0.8 Vp-p, PRBS15, EQ = 00, VOD = 1.0 Vp-p, <b>DEM = -3.5 dB</b>		0.1		UI
DJD2	Residual deterministic jitter at 2.5 Gbps and 5.0 Gbps	20" 4mils FR4, VID = 0.8 Vp-p, PRBS15, EQ = 00, VOD = 1.0 Vp-p, DEM = -9 dB		0.1		UI

**Note 1:** "Absolute Maximum Ratings" indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or other conditions beyond those indicated in the Recommended Operating Conditions is not implied. The Recommended Operating Conditions indicate conditions at which the device is functional and the device should not be operated beyond such conditions. Absolute Maximum Numbers are guaranteed for a junction temperature range of -40°C to +125°C. Models are validated to Maximum Operating Voltages only.

Note 2: Typical values represent most likely parametric norms at VDD = 2.5V, TA = 25°C., and at the Recommended Operation Conditions at the time of product characterization and are not guaranteed.

Note 3: The Electrical Characteristics tables list guaranteed specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not guaranteed.

- Note 4: Allowed supply noise (mVp-p sine wave) under typical conditions.
- Note 5: Guaranteed by device characterization.
- Note 6: Propagation Delay measurements will change slightly based on the level of EQ selected. EQ = 00 will result in the shortest propagation delays.

Note 7: In GEN3 mode, the output VOD level is not fixed. It will be adjusted automatically based on the VID input amplitude level. The output VOD level set by DEMA/B[1:0] in GEN3 mode is dependent on the VID level and the frequency content. The DS80PCI800 repeater in GEN3 mode is designed to be transparent, so the TX-FIR (de-emphasis) is passed to the RX to support the PCIe GEN3 handshake negotiation link training.

## **Electrical Characteristics — Serial Management Bus Interface**

Over recommended operating supply and temperature ranges unless other specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
SERIAL BUS	INTERFACE DC SPECIFICATIONS	3				
V <sub>IL</sub>	Data, Clock Input Low Voltage				0.8	V
V <sub>IH</sub>	Data, Clock Input High Voltage		2.1		3.6	V
I <sub>PULLUP</sub>	Current Through Pull-Up Resistor or Current Source	High Power Specification	4			mA
V <sub>DD</sub>	Nominal Bus Voltage		2.375		3.6	V
I <sub>LEAK-Bus</sub>	Input Leakage Per Bus Segment	(Note 8)	-200		+200	μΑ
I <sub>LEAK-Pin</sub>	Input Leakage Per Device Pin			-15		μΑ
C <sub>I</sub>	Capacitance for SDA and SCL	(Note 8, Note 9)			10	pF
R <sub>TERM</sub>	External Termination Resistance pull to $V_{DD}$ = 2.5V ± 5% OR 3.3V ±	Pullup V <sub>DD</sub> = 3.3V, ( <i>Note 8, Note 9, Note 10</i> )		2000		Ω
	10%	Pullup V <sub>DD</sub> = 2.5V, ( <i>Note 8, Note 9, Note 10</i> )		1000		Ω
SERIAL BUS	INTERFACE TIMING SPECIFICAT	IONS				
FSMB	Bus Operating Frequency	ENSMB = VDD (Slave Mode)			400	kHz
		ENSMB = FLOAT (Master Mode)	280	400	520	kHz
TBUF	Bus Free Time Between Stop and Start Condition		1.3			μs
THD:STA	Hold time after (Repeated) Start Condition. After this period, the first clock is generated.	At I <sub>PULLUP</sub> , Max	0.6			μs
TSU:STA	Repeated Start Condition Setup Time		0.6			μs
TSU:STO	Stop Condition Setup Time		0.6			μs
THD:DAT	Data Hold Time		0			ns
TSU:DAT	Data Setup Time		100			ns
$T_{LOW}$	Clock Low Period		1.3			μs
T <sub>HIGH</sub>	Clock High Period	(Note 11)	0.6		50	μs
t <sub>F</sub>	Clock/Data Fall Time	(Note 11)			300	ns
t <sub>R</sub>	Clock/Data Rise Time	(Note 11)			300	ns
t <sub>POR</sub>	Time in which a device must be operational after power-on reset	(Note 11, Note 12)			500	ms

Note 8: Recommended value.

Note 9: Recommended maximum capacitance load per bus segment is 400pF.

Note 10: Maximum termination voltage should be identical to the device supply voltage.

Note 11: Compliant to SMBus 2.0 physical layer specification. See System Management Bus (SMBus) Specification Version 2.0, section 3.1.1 SMBus common AC specifications for details.

Note 12: Guaranteed by Design. Parameter not tested in production.

## **Timing Diagrams**




FIGURE 1. CML Output and Rise and FALL Transition Time




FIGURE 2. Propagation Delay Timing Diagram




FIGURE 3. Transmit IDLE-DATA and DATA-IDLE Response Time




FIGURE 4. SMBus Timing Parameters

## **Functional Descriptions**

The DS80PCI800 is a low power 8 channel repeater optimized for PCI Express Gen 1/2 and 3. The DS80PCI800 compensates for lossy FR-4 printed circuit board backplanes and balanced cables. The DS80PCI800 operates in 3 modes: Pin Control Mode (ENSMB = 0), SMBus Slave Mode (ENSMB = 1) and SMBus Master Mode (ENSMB = float) to load register informations from external EEPROM; please refer to SMBUS Master Mode for additional information.

#### Pin Control Mode:

When in pin mode (ENSMB = 0), equalization and de-emphasis can be selected via pin for each side independently. When de-emphasis is asserted VOD is automatically adjusted per the De- Emphasis table below. The RXDET pins provides automatic and manual control for input termination (50 $\Omega$  or >50K $\Omega$ ). RATE setting is also pin controllable with pin selections (Gen 1/2, auto detect and Gen 3). The receiver electrical idle detect threshold is also adjustable via the SD\_TH pin.

#### SMBUS Mode:

When in SMBus mode (ENSMB = 1), the VOD (output amplitude), equalization, de-emphasis, and termination disable features are all programmable on a individual lane basis, instead of grouped by A or B as in the pin mode case. Upon assertion of ENSMB, the EQx and DEMx functions revert to register control immediately. The EQx and DEMx pins are converted to AD0-AD3 SMBus address inputs. The other external control pins (RATE, RXDET and SD\_TH) remain active unless their respective registers are written to and the appropriate override bit is set, in which case they are ignored until ENSMB is driven low (pin mode). On power-up and when ENSMB is driven low all registers are reset to their default state. If PRSNT is asserted while ENSMB is high, the registers retain their current state.

Equalization settings accessible via the pin controls were chosen to meet the needs of most PCle applications. If additional fine tuning or adjustment is needed, additional equalization settings can be accessed via the SMBus registers.

Each input has a total of 256 possible equalization settings. The tables show the 16 setting when the device is in pin mode. When using SMBus mode, the equalization, VOD and de-Emphasis levels are set by registers.

The input control pins have been enhanced to have 4 different levels and provide a wider range of control settings when ENSMB=0.

Table 1: 4-Level Control Pin Settings

Pin Setting	Description	Voltage at Pin
0	Tie 1kΩ to GND	0.03 x VDD
R	Tie 20kΩ to GND	1/3 x VDD
Float	Float (leave pin open)	2/3 x VDD
1	Tie 1kΩ to VDD	0.98 x VDD

Note: The above required resistor value is for a single device. When there are multiple devices connected to the pull-up / pull-down resistor, the value must scale with the number of devices. If 4 devices are connected to a single pull-up or pull-down, the  $1k\Omega$  resistor value should be  $250\Omega.$  For the  $20k\Omega$  to GND, this should also scale to  $5k\Omega.$ 

#### 3.3V or 2.5V Supply Mode Operation

The DS80PCI800 has an optional internal voltage regulator to provide the 2.5V supply to the device. In 3.3V mode operation, the VIN pin = 3.3V is used to supply power to the device. The internal regulator will provide the 2.5V to the VDD pins of the device and a 0.1 uF cap is needed at each of the 5 VDD pins for power supply de-coupling (total capacitance should be  $\leq$ 0.5 uF), and the VDD pins should be left open. The VDD\_SEL pin must be tied to GND to enable the internal regulator. In 2.5V mode operation, the VIN pin should be left open and 2.5V supply must be applied to the 5 VDD pins to power the device. The VDD\_SEL pin must be left open (no connect) to disable the internal regulator.




FIGURE 5. 3.3V or 2.5V Supply Connection Diagram

www.ti.com 12

30133306

## **System Information**

When using the DS80PCI800 in CPU systems, there are specific signal integrity settings to ensure signal integrity margin. The settings were achieved with completing extensive testing. Please contact your field representative for more information regarding the testing completed to achieve these settings.

For tuning the in the downstream direction (from CPU to EP).

• EQ: use the guidelines outlined in table 2.

- De-Emphasis: use the guidelines outlined in table 3.
- VOD: use the guidelines outlined in table 3.

For tuning in the upstream direction (from EP to CPU).

- EQ: use the guidelines outlined in table 2.
- De-Emphasis:
  - For trace lengths < 15" set to -3.5 dB
  - For trace lengths > 15" set to -6 dB
- VOD: set to 900 mV

## **Table 2: Equalizer Settings**

Level	EQA1	EQA0	EQ – 8 bits [7:0]	dB at	dB at	dB at	Suggested Use
	EQB1	EQB0		1.25 GHz	2.5 GHz	4 GHz	
1	0	0	$0000\ 0000 = 0x00$	2.1	3.7	4.9	FR4 < 5 inch trace
2	0	R	$0000\ 0001 = 0x01$	3.4	5.8	7.9	FR4 5 inch 5-mil trace
3	0	Float	$0000\ 0010 = 0x02$	4.8	7.7	9.9	FR4 5 inch 4-mil trace
4	0	1	$0000\ 0011 = 0x03$	5.9	8.9	11.0	FR4 10 inch 5-mil trace
5	R	0	$0000\ 0111 = 0x07$	7.2	11.2	14.3	FR4 10 inch 4-mil trace
6	R	R	0001 0101 = 0x15	6.1	11.4	14.6	FR4 15 inch 4-mil trace
7	R	Float	0000 1011 = 0x0B	8.8	13.5	17.0	FR4 20 inch 4-mil trace
8	R	1	0000 1111 = 0x0F	10.2	15.0	18.5	FR4 25 to 30 inch 4-mil trace
9	Float	0	0101 0101 = 0x55	7.5	12.8	18.0	FR4 30 inch 4-mil trace
10	Float	R	0001 1111 = 0x1F	11.4	17.4	22.0	FR4 35 inch 4-mil trace
11	Float	Float	0010 1111 = 0x2F	13.0	19.7	24.4	10m, 30awg cable
12	Float	1	0011 1111 = 0x3F	14.2	21.1	25.8	10m – 12m cable
13	1	0	1010 1010 = 0xAA	13.8	21.7	27.4	
14	1	R	0111 1111 = 0x7F	15.6	23.5	29.0	
15	1	Float	1011 1111 = 0xBF	17.2	25.8	31.4	
16	1	1	1111 1111 = 0xFF	18.4	27.3	32.7	

**Table 3: Output Voltage and De-emphasis Settings** 

Level	DEMA1	DEMA0	VOD Vp-p	DEM dB	Inner Amplitude	Suggested Use
	DEMB1	DEMB0		(see note below)	Vp-p	
1	0	0	0.8	0	8.0	FR4 <5 inch 4-mil trace
2	0	R	0.9	0	0.9	FR4 <5 inch 4-mil trace
3	0	Float	0.9	- 3.5	0.6	FR4 10 inch 4-mil trace
4	0	1	1.0	0	1.0	FR4 <5 inch 4-mil trace
5	R	0	1.0	- 3.5	0.7	FR4 10 inch 4-mil trace
6	R	R	1.0	- 6	0.5	FR4 15 inch 4-mil trace
7	R	Float	1.1	0	1.1	FR4 <5 inch 4-mil trace
8	R	1	1.1	- 3.5	0.7	FR4 10 inch 4-mil trace
9	Float	0	1.1	- 6	0.6	FR4 15 inch 4-mil trace
10	Float	R	1.2	0	1.2	FR4 <5 inch 4-mil trace
11	Float	Float	1.2	- 3.5	0.8	FR4 10 inch 4-mil trace
12	Float	1	1.2	- 6	0.6	FR4 15 inch 4-mil trace
13	1	0	1.3	0	1.3	FR4 <5 inch 4-mil trace
14	1	R	1.3	- 3.5	0.9	FR4 10 inch 4-mil trace
15	1	Float	1.3	- 6	0.7	FR4 15 inch 4-mil trace
16	1	1	1.3	- 9	0.5	FR4 20 inch 4-mil trace

Note: The VOD output amplitude and DEM de-emphasis levels are set with the DEMA/B[1:0] pins. The de-emphasis levels are also available in GEN 3 mode when RATE = 1 (tied to VDD).

**Table 4: RX-Detect Settings** 

PRSNT#	RXDET	SMBus REG bit[3:2]	Input Termination	Termination sensed on output pins	Comments
0	0	00	High Impedance	Х	Manual RX-Detect, input is high impedance mode
0	Tie 20kΩ to GND	01	High Impedance 50 Ω	High Z until receiver is detected	Auto RX-Detect, outputs test every 12 msec for 600 msec then stops; termination is high-z until detection; once detected input termination is 50 $\Omega$ Reset function by pulsing PRSNT# high for 5 usec then low again
0	Float (Default)	10	High Impedance 50 Ω	High Z until recevier is detected	Auto RX-Detect, outputs test every 12 msec until detection occurs; termination is high-z until detection; once detected input termination is 50 $\Omega$
0	1	11	50 Ω	Х	Manual RX-Detect, input is 50 $\Omega$
1	Х		High Impedance	Х	Power down mode, input is high impedance, output drivers are disabled Used to reset RX-Detect State Machine when held high for 5 usec

## Table 5: Signal Detect Threshold Level

SD_TH	SMBus REG bit [3:2] and [1:0]	Assert Level (typ)	De-assert Level (typ)
0	10	210 mVp-p	150 mVp-p
R	01	160 mVp-p	100 mVp-p
F (default)	00	180 mVp-p	110 mVp-p
1	11	190 mVp-p	130 mVp-p
Note: VDD = 2.5V, 25°	C and 0101 pattern at 8 Gbps		

### **SMBUS Master Mode**

The DS80PCl800 devices support reading directly from an external EEPROM device by implementing SMBus Master mode. When using the SMBus master mode, the DS80PCl800 will read directly from specific location in the external EEPROM. When designing a system for using the external EEPROM, the user needs to follow these specific guidelines.

- Set ENSMB = Float enable the SMBUS master mode.
- The external EEPROM device address byte must be 0xA0'h and capable of 400 kHz operation at 2.5V and 3.3V supply.
- Set the AD[3:0] inputs for SMBus address byte. When the AD[3:0] = 0000'b, the device address byte is B0'h.

When tying multiple DS80PCI800 devices to the SDA and SCL bus, use these guidelines to configure the devices.

- Use SMBus AD[3:0] address bits so that each device can loaded it's configuration from the EEPROM. Example below is for 4
  device.
  - U1: AD[3:0] = 0000 = 0xB0'h,
  - U2: AD[3:0] = 0001 = 0xB2'h,
  - U3: AD[3:0] = 0010 = 0xB4h.
  - U4: AD[3:0] = 0011 = 0xB6'h
- Use a pull-up resistor on SDA and SCL; value = 2k ohms
- Daisy-chain READEN# (pin 26) and ALL\_DONE# (pin 27) from one device to the next device in the sequence so that they do
  not compete for the EEPROM at the same time.
  - 1. Tie READEN# of the 1st device in the chain (U1) to GND
  - 2. Tie ALL DONE# of U1 to READEN# of U2
  - 3. Tie ALL DONE# of U2 to READEN# of U3
  - 4. Tie ALL\_DONE# of U3 to READEN# of U4
  - 5. Optional: Tie ALL DONE# output of U4 to a LED to show the devices have been loaded successfully

Below is an example of a 2 kbits (256 x 8-bit) EEPROM in hex format for the DS80PCl800 device. The first 3 bytes of the EEPROM always contain a header common and necessary to control initialization of all devices connected to the I2C bus. CRC enable flag to enable/disable CRC checking. If CRC checking is disabled, a fixed pattern (8'hA5) is written/read instead of the CRC byte from the CRC location, to simplify the control. There is a MAP bit to flag the presence of an address map that specifies the configuration data start in the EEPROM. If the MAP bit is not present the configuration data start address is derived from the DS80PCl800 address and the configuration data size. A bit to indicate an EEPROM size > 256 bytes is necessary to properly address the EEPROM. There are 37 bytes of data size for each DS80PCl800 device.

- :20000000000100000407002FAD4002FAD4002FAD4002FAD401805F5A8005F5A8005F5AD8

Table 6: EEPROM Register Map -	PR	OM Registe		Single Device with Default Value	/ith Default \	Value			
EEPROM Address Byte	· ·	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Description	0	CRC EN	Address Map Present	EEPROM > 256 Bytes	RES	DEVICE COUNT [3]	DEVICE COUNT [2]	DEVICE COUNT [1]	DEVICE COUNT [0]
Value		0	0	0	0	0	0	0	0
Description 1	_	RES	RES	RES	RES	RES	RES	RES	RES
Value		0	0	0	0	0	0	0	0
Description	2	Max EEPROM Burst size[7]	Max EEPROM Burst size[6]	Max EEPROM Burst size[5]	Max EEPROM Burst size[4]	Max EEPROM Burst size[3]	Max EEPROM Burst size[2]	Max EEPROM Burst size[1]	Max EEPROM Burst size[0]
Value		0	0	0	0	0	0	0	0
Description	3	PWDN_ch7	PWDN_ch6	PWDN_ch5	PWDN_ch4	PWDN_ch3	PWDN_ch2	PWDN_ch1	PWDN_ch0
Value		0	0	0	0	0	0	0	0
Description 4	4	lpbk_1	lpbk_0	PWDN_INPUTS	PWDN_OSC	Ovrd_PRSNT	RES	RES	RES
Value		0	0	0	0	0	0	0	0
Description 5	2	RES	RES	RES	RES	RES	rxdet_btb_en	Ovrd_idle_th	Ovrd_RES
Value		0	0	0	0	0	1	0	0
Description 6	9	Ovrd_IDLE	Ovrd_RX_DET	Ovrd_RATE	RES	RES	rx_delay_sel_2	rx_delay_sel_1	rx_delay_sel_0
Value		0	0	0	0	0	1	1	1
Description 7		RD_delay_sel_3	RD_delay_sel_2	RD_delay_sel_1	RD_delay_sel_0	ch0_Idle_auto	ch0_ldle_sel	ch0_RXDET_1	ch0_RXDET_0
Value		0	0	0	0	0	0	0	0
Description 8	8	ch0_BST_7	ch0_BST_6	ch0_BST_5	ch0_BST_4	ch0_BST_3	ch0_BST_2	ch0_BST_1	ch0_BST_0
Value		0	0	1	0	1	1	1	1
Description 9	6	ch0_Sel_scp	ch0_Sel_mode	ch0_RES_2	ch0_RES_1	ch0_RES_0	ch0_VOD_2	ch0_VOD_1	ch0_VOD_0
Value		1	0	1	0	1	1	0	1
Description 1	10	ch0_DEM_2	ch0_DEM_1	ch0_DEM_0	ch0_Slow	ch0_idle_tha_1	ch0_idle_tha_0	ch0_idle_thd_1	ch0_idle_thd_0
Value		0	1	0	0	0	0	0	0
Description 1	<u></u>	ch1_Idle_auto	ch1_Idle_sel	ch1_RXDET_1	ch1_RXDET_0	ch1_BST_7	ch1_BST_6	ch1_BST_5	ch1_BST_4
Value		0	0	0	0	0	0	1	0
Description 1	12	ch1_BST_3	ch1_BST_2	ch1_BST_1	ch1_BST_0	ch1_Sel_scp	ch1_Sel_mode	ch1_RES_2	ch1_RES_1
Value		1	1	1	1	1	0	1	0
Description	13	ch1_RES_0	ch1_VOD_2	ch1_VOD_1	ch1_VOD_0	ch1_DEM_2	ch1_DEM_1	ch1_DEM_0	ch1_Slow
Value		-	1	0	-	0	-	0	0
Description	4	ch1_idle_tha_1	ch1_idle_tha_0	ch1_idle_thd_1	ch1_idle_thd_0	ch2_Idle_auto	ch2_ldle_sel	ch2_RXDET_1	ch2_RXDET_0
Value		0	0	0	0	0	0	0	0

Description	15	ch2_BST_7	ch2_BST_6	ch2_BST_5	ch2_BST_4	ch2_BST_3	ch2_BST_2	ch2_BST_1	ch2_BST_0
Value		0	0	1	0	1	1	1	1
Description	16	ch2_Sel_scp	ch2_Sel_mode	ch2_RES_2	ch2_RES_1	ch2_RES_0	ch2_VOD_2	ch2_VOD_1	ch2_VOD_0
Value		1	0	1	0	1	1	0	1
Description	17	ch2_DEM_2	ch2_DEM_1	ch2_DEM_0	ch2_Slow	ch2_idle_tha_1	ch2_idle_tha_0	ch2_idle_thd_1	ch2_idle_thd_0
Value		0	-	0	0	0	0	0	0
Description	18	ch3_ldle_auto	ch3_ldle_sel	ch3_RXDET_1	ch3_RXDET_0	ch3_BST_7	ch3_BST_6	ch3_BST_5	ch3_BST_4
Value		0	0	0	0	0	0	Į.	0
Description	19	ch3_BST_3	ch3_BST_2	ch3_BST_1	ch3_BST_0	ch3_Sel_scp	ch3_Sel_mode	ch3_RES_2	ch3_RES_1
Value		-	1	-	1	1	0	ļ .	0
Description	20	ch3_RES_0	ch3_VOD_2	ch3_VOD_1	ch3_VOD_0	ch3_DEM_2	ch3_DEM_1	ch3_DEM_0	ch3_Slow
Value		1	1	0	1	0	1	0	0
Description	21	ch3_idle_tha_1	ch3_idle_tha_0	ch3_idle_thd_1	ch3_idle_thd_0	ovrd_fast_idle	en_high_idle_th_n	en_high_idle_th_s	en_fast_idle_n
Value		0	0	0	0	0	0	0	1
Description	22	en_fast_idle_s	eqsd_mgain_n	eqsd_mgain_s	ch4_Idle_auto	ch4_ldle_sel	ch4_RXDET_1	ch4_RXDET_0	ch4_BST_7
Value		1	0	0	0	0	0	0	0
Description	23	ch4_BST_6	ch4_BST_5	ch4_BST_4	ch4_BST_3	ch4_BST_2	ch4_BST_1	ch4_BST_0	ch4_Sel_scp
Value		0	1	0	1	1	1	1	1
Description	24	ch4_Sel_mode	ch4_RES_2	ch4_RES_1	ch4_RES_0	ch4_VOD_2	ch4_VOD_1	ch4_VOD_0	ch4_DEM_2
Value		0	-	0	-	-	0	-	0
Description	25	ch4_DEM_1	ch4_DEM_0	ch4_Slow	ch4_idle_tha_1	ch4_idle_tha_0	ch4_idle_thd_1	ch4_idle_thd_0	ch5_Idle_auto
Value		1	0	0	0	0	0	0	0
Description	26	ch5_ldle_sel	ch5_RXDET_1	ch5_RXDET_0	ch5_BST_7	ch5_BST_6	ch5_BST_5	ch5_BST_4	ch5_BST_3
Value		0	0	0	0	0	1	0	1
Description	27	ch5_BST_2	ch5_BST_1	ch5_BST_0	ch5_Sel_scp	ch5_Sel_mode	ch5_RES_2	ch5_RES_1	ch5_RES_0
Value		1	1	1	1	0	1	0	1
Description	28	ch5_VOD_2	ch5_VOD_1	ch5_VOD_0	ch5_DEM_2	ch5_DEM_1	ch5_DEM_0	ch5_Slow	ch5_idle_tha_1
Value		1	0	1	0	1	0	0	0
Description	59	ch5_idle_tha_0	ch5_idle_thd_1	ch5_idle_thd_0	ch6_Idle_auto	ch6_ldle_sel	ch6_RXDET_1	ch6_RXDET_0	ch6_BST_7
Value		0	0	0	0	0	0	0	0
Description	30	ch6_BST_6	ch6_BST_5	ch6_BST_4	ch6_BST_3	ch6_BST_2	ch6_BST_1	ch6_BST_0	ch6_Sel_scp
Value		0	1	0	1	1	1	1	1
Description	31	ch6_Sel_mode	ch6_RES_2	ch6_RES_1	ch6_RES_0	ch6_VOD_2	ch6_VOD_1	ch6_VOD_0	ch6_DEM_2
Value		0	1	0	-	1	0	-	0

17

Description	32	ch6_DEM_1	ch6_DEM_0	ch6_Slow	ch6_idle_tha_1	ch6_idle_tha_0	ch6_idle_thd_1	ch6_idle_thd_0	ch7_Idle_auto
Value		<del></del>	0	0	0	0	0	0	0
Description	33	ch7_ldle_sel	ch7_RXDET_1	ch7_RXDET_0	ch7_BST_7	ch7_BST_6	ch7_BST_5	ch7_BST_4	ch7_BST_3
Value		0	0	0	0	0	-	0	-
Description	34	ch7_BST_2	ch7_BST_1	ch7_BST_0	ch7_Sel_scp	epow_le2_7ho	ch7_RES_2	ch7_RES_1	ch7_RES_0
Value		<del>-</del>	-	-	-	0	-	0	-
Description	35	ch7_VOD_2	ch7_VOD_1	ch7_VOD_0	ch7_DEM_2	ch7_DEM_1	ch7_DEM_0	ch7_Slow	ch7_idle_tha_1
Value		1	0	1	0	1	0	0	0
Description	98	ch7_idle_tha_0	ch7_idle_thd_1	ch7_idle_thd_0	iph_dac_ns_1	iph_dac_ns_0	ipp_dac_ns_1	ipp_dac_ns_0	ipp_dac_1
Value		0	0	0	0	0	0	0	0
Description	37	ipp_dac_0	RD23_67	RD01_45	RD_PD_ovrd	RD_Sel_test	RD_RESET_ovrd	PWDB_input_DC	DEM_VOD_ovrd
Value		0	0	0	0	0	0	0	0
Description	88	DEM_ovrd_N2	DEM_ovrd_N1	DEM_ovrd_N0	VOD_ovrd_N2	VOD_ovrd_N1	VOD_ovrd_N0	SPARE0	SPARE1
Value		0	1	0	1	0	-	0	0
Description	39	DEM_ovrd_S2	DEM_ovrd_S1	DEM_ovrd_S0	VOD_ovrd_S2	VOD_ovrd_S1	VOD_ovrd_S0	SPARE0	SPARE1
Value		0	1	0	1	0	L	0	0

# Table 7: Example of EEPROM for 4 Devices using 2 Address Maps

			aress maps
EEPROM		l	Comments
Address	(Hex)	Data	
0	00	0x43	CRC_EN = 0, Address
			Map = $1$ , >256 bytes = $0$ ,
			Device Count[3:0] = 3
1	01	0x00	
2	02	0x08	EEPROM Burst Size
3	03	0x00	CRC not used
4	04	0x0B	Device 0 Address
			Location
5	05	0x00	CRC not used
6	06	0x0B	Device 1 Address
			Location
7	07	0x00	CRC not used
8	08	0x30	Device 2 Address
			Location
9	09	0x00	CRC not used
10	0A	0x30	Device 3 Address
			Location
11	0B	0x00	Begin Device 0, 1 -
			Address Offset 3
12	0C	0x00	
13	0D	0x04	
14	0E	0x07	
15	0F	0x00	
16	10	0x00	EQ CHB0 = 00
17	11	0xAB	VOD CHB0 = 1.0V
18	12	0x00	DEM CHB0 = 0 (0dB)
19	13	0x00	EQ CHB1 = 00
20	14	0x0A	VOD CHB1 = 1.0V
21	15	0xB0	DEM CHB1 = 0 (0dB)
22	16	0x00	
23	17	0x00	EQ CHB2 = 00
24	18	0xAB	VOD CHB2 = 1.0V
25	19	0x00	DEM CHB2 = 0 (0dB)
26	1A	0x00	EQ CHB3 = 00
27	1B	0x0A	VOD CHB3 = 1.0V
28	1C	0xB0	DEM CHB3 = 0 (0dB)
29	1D	0x01	(000)
30	1E	0x80	
31	1F	0x01	EQ CHA0 = 00
32	20	0x56	VOD CHA0 = 1.0V
33	21	0x00	DEM CHA0 = 0 (0dB)
34	22	0x00	EQ CHA1 = 00
35	23	0x15	VOD CHA1 = 1.0V
36	24	0x60	DEM CHA1 = 0 (0dB)
37	25	0x00	
38	26	0x01	EQ CHA2 = 00

39	27	0x56	VOD CHA2 = 1.0V
40	28	0x00	DEM CHA2 = 0 (0dB)
41	29	0x00	EQ CHA3 = 00
42	2A	0x15	VOD CHA3 = 1.0V
43	2B	0x60	DEM CHA3 = 0 (0dB)
44	2C	0x00	
45	2D	0x00	
46	2E	0x54	
47	2F	0x54	End Device 0, 1 - Address Offset 39
48	30	0x00	Begin Device 2, 3 - Address Offset 3
49	31	0x00	
50	32	0x04	
51	33	0x07	
52	34	0x00	
53	35	0x00	EQ CHB0 = 00
54	36	0xAB	VOD CHB0 = 1.0V
55	37	0x00	DEM CHB0 = 0 (0dB)
56	38	0x00	EQ CHB1 = 00
57	39	0x0A	VOD CHB1 = 1.0V
58	ЗА	0xB0	DEM CHB1 = 0 (0dB)
59	3B	0x00	
60	3C	0x00	EQ CHB2 = 00
61	3D	0xAB	VOD CHB2 = 1.0V
62	3E	0x00	DEM CHB2 = 0 (0dB)
63	3F	0x00	EQ CHB3 = 00
64	40	0x0A	VOD CHB3 = 1.0V
65	41	0xB0	DEM CHB3 = 0 (0dB)
66	42	0x01	
67	43	0x80	
68	44	0x01	EQ CHA0 = 00
69	45	0x56	VOD CHA0 = 1.0V
70	46	0x00	DEM CHA0 = 0 (0dB)
71	47	0x00	EQ CHA1 = 00
72	48	0x15	VOD CHA1 = 1.0V
73	49	0x60	DEM CHA1 = 0 (0dB)
74	4A	0x00	
75	4B	0x01	EQ CHA2 = 00
76	4C	0x56	VOD CHA2 = 1.0V
77	4D	0x00	DEM CHA2 = 0 (0dB)
78	4E	0x00	EQ CHA3 = 00
79	4F	0x15	VOD CHA3 = 1.0V
80	50	0x60	DEM CHA3 = 0 (0dB)
81	51	0x00	
82	52	0x00	
83	53	0x54	
84	54	0x54	End Device 2, 3 - Address Offset 39

Note: CRC\_EN = 0, Address Map = 1, >256 byte = 0, Device Count[3:0] = 3. This example has all 8–channels set to EQ = 00 (min boost), VOD = 1.0V, DEM = 0 (0dB) and multiple device can point to the same address map.

# System Management Bus (SMBus) and Configuration Registers

The System Management Bus interface is compatible to SM-Bus 2.0 physical layer specification. ENSMB =  $1k\Omega$  to VDD to enable SMBus slave mode and allow access to the configuration registers.

The DS80PCI800 has the AD[3:0] inputs in SMBus mode. These pins are the user set SMBUS slave address inputs. The AD[3:0] pins have internal pull-down. When left floating or pulled low the AD[3:0] = 0000'b, the device default address byte is B0'h. Based on the SMBus 2.0 specification, the DS80PCI800 has a 7-bit slave address. The LSB is set to 0'b (for a WRITE). The device supports up to 16 address byte, which can be set with the AD[3:0] inputs. Below are the 16 addresses.

**Table 8: Device Slave Address Bytes** 

AD[3:0] Settings	Address Bytes (HEX)
0000	В0
0001	B2
0010	B4
0011	B6
0100	B8
0101	ВА
0110	BC
0111	BE
1000	CO
1001	C2
1010	C4
1011	C6
1100	C8
1101	CA
1110	CC
1111	CE
1111	CE

The SDA, SCL pins are 3.3V tolerant, but are not 5V tolerant. External pull-up resistor is required on the SDA. The resistor value can be from 1 k $\Omega$  to 5 k $\Omega$  depending on the voltage, loading and speed. The SCL may also require an external pull-up resistor and it depends on the Host that drives the bus.

### TRANSFER OF DATA VIA THE SMBus

During normal operation the data on SDA must be stable during the time when SCL is High.

There are three unique states for the SMBus:

**START:** A High-to-Low transition on SDA while SCL is High indicates a message START condition.

**STOP:** A Low-to-High transition on SDA while SCL is High indicates a message STOP condition.

**IDLE:** If SCL and SDA are both High for a time exceeding  $t_{\text{BUF}}$  from the last detected STOP condition or if they are High for a total exceeding the maximum specification for  $t_{\text{HIGH}}$  then the bus will transfer to the IDLE state.

#### **SMBus TRANSACTIONS**

The device supports WRITE and READ transactions. See Register Description table for register address, type (Read/Write, Read Only), default value and function information.

#### WRITING A REGISTER

To write a register, the following protocol is used (see SMBus 2.0 specification).

- 1. The Host drives a START condition, the 7-bit SMBus address, and a "0" indicating a WRITE.
- 2. The Device (Slave) drives the ACK bit ("0").
- 3. The Host drives the 8-bit Register Address.
- 4. The Device drives an ACK bit ("0").
- The Host drive the 8-bit data byte.
- 6. The Device drives an ACK bit ("0").
- 7. The Host drives a STOP condition.

The WRITE transaction is completed, the bus goes IDLE and communication with other SMBus devices may now occur.

#### READING A REGISTER

To read a register, the following protocol is used (see SMBus 2.0 specification).

- 1. The Host drives a START condition, the 7-bit SMBus address, and a "0" indicating a WRITE.
- 2. The Device (Slave) drives the ACK bit ("0").
- 3. The Host drives the 8-bit Register Address.
- 4. The Device drives an ACK bit ("0").
- 5. The Host drives a START condition.
- The Host drives the 7-bit SMBus Address, and a "1" indicating a READ.
- 7. The Device drives an ACK bit "0".
- 8. The Device drives the 8-bit data value (register contents).
- The Host drives a NACK bit "1" indicating end of the READ transfer.
- 10. The Host drives a STOP condition.

The READ transaction is completed, the bus goes IDLE and communication with other SMBus devices may now occur.

Please see SMBus Register Map Table for more information.

# **Table 9: SMBUS Slave Mode Register Map**

Address	Register Name	Bit (s)	Field	Туре	Default	Description
0x00	Observation,	7	Reserved	R/W	0x00	Set bit to 0.
	Reset	6:3	Address Bit	R		Observation of AD[3:0] bit
			AD[3:0]			[6]: AD3
						[5]: AD2
						[4]: AD1
						[3]: AD0
		2	EEPROM Read Done	R		1: Device completed the read from external EEPROM.
		1	Block Reset	R/W	]	1: Block bit 0 from resettting the registers; self clearing.
		0	Reset	R/W	1	SMBus Reset
		ľ	110001	" " "		1: Reset registers to default value; self clearing.
0x01	PWDN Channels	7:0	PWDN CHx	R/W	0x00	Power Down per Channel
l oxo i	T WENT CHAINNOIS	' ' '	l West on ix	""	j one o	[7]: CH7 – CHA_3
						[6]: CH6 – CHA_2
						[5]: CH5 – CHA_1
						[4]: CH4 – CHA_0
						[3]: CH3 – CHB_3
						[2]: CH2 – CHB_2
						[1]: CH1 – CHB_1
						[0]: CH0 – CHB_0
						00'h = all channels enabled
						FF'h = all channels disabled
						Note: override PRSNT pin.
0x02	Override	7:1	Reserved	R/W	0x00	Set bits to 0.
	PRSNT Control	0	Override PRSNT	1		1: Block PRSNT pin control
						0: Allow PRSNT pin control
0x05	Slave Mode CRC Bits	7:0	CRC bits	R/W	0x00	CRC bits [7:0]
0x06	Slave CRC Control	7:5	Reserved	R/W	0x10	Set bits to 0.
		4	Reserved	7		Set bit to 1.
		3	Slave CRC	1		1: Disables the slave CRC mode
						0: Enables the slave CRC mode
						Note: In order to change VOD, DEM and EQ of
						the channels in slave mode, set bit to 1 to disable the CRC.
		2:0	Reserved	1		Set bits to 0.
0x08	Override	7	Reserved	R/W	0x00	Set bit to 0.
	Pin Control	6	Override SD_TH			1: Block SD_TH pin control
						0: Allow SD_TH pin control
		5	Reserved			Set bit to 0.
		4	Override IDLE			1: IDLE control by registers
						0: IDLE control by signal detect
		3	Override RXDET	1		1: Block RXDET pin control
						0: Allow RXDET pin control
		2	Override RATE	1		1: Block RATE pin control
		-	27011100117112			0: Allow RATE pin control
		1	Reserved			Set bit to 0.
		0	Reserved	-		Set bit to 0.
	1	10	i ioseiveu	1		OCT DIE 10 U.

0x0E	CH0 - CHB0	7:6	Reserved	R/W	0x00	Set bits to 0.
	IDLE, RXDET	5	IDLE_AUTO			1: Automatic IDLE detect 0: Allow IDLE_SEL control in bit 4 Note: override IDLE control.
		4	IDLE_SEL			1: Output is MUTED (electrical idle) 0: Output is ON Note: override IDLE control.
		3:2	RXDET			00: Input is high-z impedance 01: Auto RX-Detect, outputs test every 12 ms for 600 ms (50 times) then stops; termination is high-z until detection; once detected input termination is 50 $\Omega$ 10: Auto RX-Detect, outputs test every 12 ms until detection occurs; termination is high-z until detection; once detected input termination is 50 $\Omega$ 11: Input is 50 $\Omega$ Note: override RXDET pin.
		1:0	Reserved	1		Set bits to 0.
0x0F	CH0 - CHB0 EQ	7:0	EQ Control	R/W	0x2F	IB0 EQ Control - total of 256 levels. See <i>Table 2: Equalizer Settings</i> .
0x10	CH0 - CHB0 VOD	7	Short Circuit Protection	R/W	0xAD	Enable the short circuit protection     Disable the short circuit protection
		6	RATE_SEL			1: Gen 1/2, 0: Gen 3 Note: override the RATE pin.
		5:3	Reserved	1		Set bits to default value - 101.
		2:0	VOD Control			OB0 VOD Control 000: 0.7 V 001: 0.8 V 010: 0.9 V 011: 1.0 V 100: 1.1 V 101: 1.2 V (default) 110: 1.3 V
0x11	CH0 - CHB0 DEM	7	RXDET STATUS	R	0x02	Observation bit for RXDET CH0 - CHB0.  1: RX = detected  0: RX = not detected
		6:5	RATE_DET STATUS	R		Observation bit for RATE_DET CH0 - CHB0. 00: GEN1 (2.5G) 01: GEN2 (5G) 11: GEN3 (8G)
		4:3	Reserved	R/W	_	Set bits to 0.
		2:0	DEM Control	R/W		OB0 DEM Control 000: 0 dB 001: -1.5 dB 010: -3.5 dB (default) 011: -5 dB 100: -6 dB 101: -8 dB 110: -9 dB 111: -12 dB

0x12	CH0 - CHB0	7:4	Reserved	R/W	0x00	Set bits to 0.
	IDLE Threshold	3:2	IDLE thd	$\neg$		De-assert threshold
			1.2.2			00 = 110 mVp-p (default)
						01 = 100 mVp-p
						10 = 150 mVp-p
						11 = 130 mVp-p
						Note: override the SD_TH pin.
		1:0	IDLE tha			Assert threshold
						00 = 180 mVp-p (default)
						01 = 160 mVp-p
						10 = 210 mVp-p
						11 = 190 mVp-p
						Note: override the SD_TH pin.
0x15	CH1 - CHB1	7:6	Reserved	R/W	0x00	Set bits to 0.
	IDLE, RXDET	5	IDLE_AUTO	7		1: Automatic IDLE detect
						0: Allow IDLE_SEL control in bit 4
						Note: override IDLE control.
		4	IDLE_SEL			1: Output is MUTED (electrical idle)
			_			0: Output is ON
						Note: override IDLE control.
		3:2	RXDET			00: Input is high-z impedance
						01: Auto RX-Detect,
						outputs test every 12 ms for 600 ms (50 times)
						then stops; termination is high-z until detection;
						once detected input termination is 50 $\Omega$
						10: Auto RX-Detect,
						outputs test every 12 ms until detection occurs;
						termination is high-z until detection; once
						detected input termination is 50 $\Omega$
						11: Input is 50 Ω
						Note: override RXDET pin.
		1:0	Reserved			Set bits to 0.
0x16	CH1 - CHB1	7:0	EQ Control	R/W	0x2F	IB1 EQ Control - total of 256 levels.
	EQ					See Table 2: Equalizer Settings.
0x17	CH1 - CHB1	7	Short Circuit	R/W	0xAD	1: Enable the short circuit protection
	VOD		Protection			0: Disable the short circuit protection
		6	RATE_SEL			1: Gen 1/2,
			_			0: Gen 3
						Note: override the RATE pin.
		5:3	Reserved			Set bits to default value - 101.
		2:0	VOD Control	$\neg$		OB1 VOD Control
			1 0 2 0 0 1 11 10 1			000: 0.7 V
						001: 0.8 V
						010: 0.9 V
						011: 1.0 V
						100: 1.1 V
						101: 1.2 V (default)
						110: 1.3 V
						111: 1.4 V
						1

0x18	CH1 - CHB1 DEM	7	RXDET STATUS	R	0x02	Observation bit for RXDET CH1 - CHB1.  1: RX = detected  0: RX = not detected
		6:5	RATE_DET STATUS	R		Observation bit for RATE_DET CH1 - CHB1. 00: GEN1 (2.5G) 01: GEN2 (5G) 11: GEN3 (8G)
		4:3	Reserved	R/W	1	Set bits to 0.
		2:0	DEM Control	R/W		OB1 DEM Control 000: 0 dB 001: -1.5 dB 010: -3.5 dB (default) 011: -5 dB 100: -6 dB 101: -8 dB 110: -9 dB 111: -12 dB
0x19	CH1 - CHB1	7:4	Reserved	R/W	0x00	Set bits to 0.
	IDLE Threshold	3:2	IDLE thd			De-assert threshold  00 = 110 mVp-p (default)  01 = 100 mVp-p  10 = 150 mVp-p  11 = 130 mVp-p  Note: override the SD_TH pin.
		1:0	IDLE tha			Assert threshold  00 = 180 mVp-p (default)  01 = 160 mVp-p  10 = 210 mVp-p  11 = 190 mVp-p  Note: override the SD_TH pin.
0x1C	CH2 - CHB2	7:6	Reserved	R/W	0x00	Set bits to 0.
	IDLE, RXDET	5	IDLE_AUTO			1: Automatic IDLE detect  0: Allow IDLE_SEL control in bit 4  Note: override IDLE control.
		4	IDLE_SEL			1: Output is MUTED (electrical idle) 0: Output is ON Note: override IDLE control.
		3:2	RXDET			00: Input is high-z impedance 01: Auto RX-Detect, outputs test every 12 ms for 600 ms (50 times) then stops; termination is high-z until detection; once detected input termination is 50 $\Omega$ 10: Auto RX-Detect, outputs test every 12 ms until detection occurs; termination is high-z until detection; once detected input termination is 50 $\Omega$ 11: Input is 50 $\Omega$ Note: override RXDET pin.
0x1D	CH2 - CHB2	7:0	EQ Control	R/W	0x2F	IB2 EQ Control - total of 256 levels.
	EQ	, .5		""	JAE1	See Table 2: Equalizer Settings.

0x1E	CH2 - CHB2	7	Short Circuit	R/W	0xAD	1: Enable the short circuit protection
	VOD		Protection			0: Disable the short circuit protection
		6	RATE_SEL	1		1: Gen 1/2,
			_			0: Gen 3
						Note: override the RATE pin.
		5:3	Reserved			Set bits to default value - 101.
		2:0	VOD Control	1		OB2 VOD Control
						000: 0.7 V
						001: 0.8 V
						010: 0.9 V
						011: 1.0 V
						100: 1.1 V
						101: 1.2 V (default)
						110: 1.3 V
				<u> </u>		111: 1.4 V
0x1F	CH2 - CHB2	7	RXDET STATUS	R	0x02	Observation bit for RXDET CH2 - CHB2.
	DEM					1: RX = detected
				<u> </u>	-	0: RX = not detected
		6:5	RATE_DET	R		Observation bit for RATE_DET CH2 - CHB2.
			STATUS			00: GEN1 (2.5G)
						01: GEN2 (5G) 11: GEN3 (8G)
		1.0	- I	D 44/	-	Set bits to 0.
		4:3	Reserved	R/W	-	
		2:0	DEM Control	R/W		OB2 DEM Control
						000: 0 dB
						001: -1.5 dB 010: -3.5 dB (default)
						010. –3.5 dB (default)
						100: –6 dB
						101: –8 dB
						110: –9 dB
						111: –12 dB
0x20	CH2 - CHB2	7:4	Reserved	R/W	0x00	Set bits to 0.
	IDLE Threshold	3:2	IDLE thd	1		De-assert threshold
						00 = 110 mVp-p (default)
						01 = 100 mVp-p
						10 = 150 mVp-p
						11 = 130 mVp-p
						Note: override the SD_TH pin.
		1:0	IDLE tha			Assert threshold
						00 = 180 mVp-p (default)
						01 = 160 mVp-p
						10 = 210 mVp-p
						11 = 190 mVp-p
						Note: override the SD_TH pin.

0x23	CH3 - CHB3	7:6	Reserved	R/W	0x00	Set bits to 0.
	IDLE, RXDET	5	IDLE_AUTO			1: Automatic IDLE detect 0: Allow IDLE_SEL control in bit 4 Note: override IDLE control.
		4	IDLE_SEL	<u>.</u>		1: Output is MUTED (electrical idle) 0: Output is ON Note: override IDLE control.
		3:2	RXDET			00: Input is high-z impedance 01: Auto RX-Detect, outputs test every 12 ms for 600 ms (50 times) then stops; termination is high-z until detection; once detected input termination is 50 $\Omega$ 10: Auto RX-Detect, outputs test every 12 ms until detection occurs; termination is high-z until detection; once detected input termination is 50 $\Omega$ 11: Input is 50 $\Omega$ Note: override RXDET pin.
		1:0	Reserved	1		Set bits to 0.
0x24	CH3 - CHB3 EQ	7:0	EQ Control	R/W	0x2F	IB3 EQ Control - total of 256 levels. See Table 2: Equalizer Settings.
0x25	CH3 - CHB3 VOD	7	Short Circuit Protection	R/W	0xAD	Enable the short circuit protection     Disable the short circuit protection
		6	RATE_SEL			1: Gen 1/2, 0: Gen 3 Note: override the RATE pin.
		5:3	Reserved	1		Set bits to default value - 101.
		2:0	VOD Control			OB0 VOD Control 000: 0.7 V 001: 0.8 V 010: 0.9 V 011: 1.0 V 100: 1.1 V 101: 1.2 V (default) 110: 1.3 V
0x26	CH3 - CHB3 DEM	7	RXDET STATUS	R	0x02	Observation bit for RXDET CH3 - CHB3.  1: RX = detected  0: RX = not detected
		6:5	RATE_DET STATUS	R		Observation bit for RATE_DET CH3 - CHB3. 00: GEN1 (2.5G) 01: GEN2 (5G) 11: GEN3 (8G)
		4:3	Reserved	R/W	7	Set bits to 0.
		2:0	DEM Control	R/W		OB3 DEM Control 000: 0 dB 001: -1.5 dB 010: -3.5 dB (default) 011: -5 dB 100: -6 dB 101: -8 dB 110: -9 dB 111: -12 dB

0x27	CH3 - CHB3	7:4	Reserved	R/W	0x00	Set bits to 0.
	IDLE Threshold	3:2	IDLE thd			De-assert threshold
						00 = 110 mVp-p (default)
						01 = 100 mVp-p
						10 = 150 mVp-p
						11 = 130 mVp-p
						Note: override the SD_TH pin.
		1:0	IDLE tha			Assert threshold
						00 = 180 mVp-p (default)
						01 = 160  mVp-p
						10 = 210 mVp-p
						11 = 190 mVp-p
						Note: override the SD_TH pin.
0x2B	CH4 - CHA0	7:6	Reserved	R/W	0x00	Set bits to 0.
	IDLE, RXDET	5	IDLE_AUTO			1: Automatic IDLE detect
						0: Allow IDLE_SEL control in bit 4
						Note: override IDLE control.
		4	IDLE_SEL			1: Output is MUTED (electrical idle)
						0: Output is ON
						Note: override IDLE control.
		3:2	RXDET			00: Input is high-z impedance
						01: Auto RX-Detect,
						outputs test every 12 ms for 600 ms (50 times)
						then stops; termination is high-z until detection;
						once detected input termination is 50 $\Omega$
						10: Auto RX-Detect,
						outputs test every 12 ms until detection occurs;
						termination is high-z until detection; once
						detected input termination is 50 $\Omega$
						11: Input is 50 Ω
						Note: override RXDET pin.
		1:0	Reserved			Set bits to 0.
0x2C	CH4 - CHA0	7:0	EQ Control	R/W	0x2F	IA0 EQ Control - total of 256 levels.
	EQ					See Table 2: Equalizer Settings.
0x2D	CH4 - CHA0	7	Short Circuit	R/W	0xAD	1: Enable the short circuit protection
	VOD		Protection			0: Disable the short circuit protection
		6	RATE_SEL			1: Gen 1/2,
						0: Gen 3
						Note: override the RATE pin.
		5:3	Reserved			Set bits to default value - 101.
		2:0	VOD Control			OA0 VOD Control
						000: 0.7 V
						001: 0.8 V
						010: 0.9 V
						011: 1.0 V
						100: 1.1 V
						101: 1.2 V (default)
						110: 1.3 V
	1	1	i i	1	1	111: 1.4 V

0x2E	CH4 - CHA0 DEM	7	RXDET STATUS	R	0x02	Observation bit for RXDET CH4 - CHA0.  1: RX = detected  0: RX = not detected
		6:5	RATE_DET STATUS	R		Observation bit for RATE_DET CH4 - CHA0. 00: GEN1 (2.5G) 01: GEN2 (5G) 11: GEN3 (8G)
		4:3	Reserved	R/W		Set bits to 0.
		2:0	DEM Control	R/W		OA0 DEM Control 000: 0 dB 001: -1.5 dB 010: -3.5 dB (default) 011: -5 dB 100: -6 dB 101: -8 dB 110: -9 dB 111: -12 dB
0x2F	CH4 - CHA0	7:4	Reserved	R/W	0x00	Set bits to 0.
	IDLE Threshold	3:2	IDLE thd			De-assert threshold  00 = 110 mVp-p (default)  01 = 100 mVp-p  10 = 150 mVp-p  11 = 130 mVp-p  Note: override the SD_TH pin.
		1:0	IDLE tha			Assert threshold  00 = 180 mVp-p (default)  01 = 160 mVp-p  10 = 210 mVp-p  11 = 190 mVp-p  Note: override the SD_TH pin.
0x32	CH5 - CHA1	7:6	Reserved	R/W	0x00	Set bits to 0.
	IDLE, RXDET	5	IDLE_AUTO			1: Automatic IDLE detect 0: Allow IDLE_SEL control in bit 4 Note: override IDLE control.
		4	IDLE_SEL			1: Output is MUTED (electrical idle) 0: Output is ON Note: override IDLE control.
		1:0	RXDET	_		00: Input is high-z impedance 01: Auto RX-Detect, outputs test every 12 ms for 600 ms (50 times) then stops; termination is high-z until detection; once detected input termination is 50 $\Omega$ 10: Auto RX-Detect, outputs test every 12 ms until detection occurs; termination is high-z until detection; once detected input termination is 50 $\Omega$ 11: Input is 50 $\Omega$ Note: override RXDET pin.
0x33	CH5 - CHA1	7:0	EQ Control	R/W	0x2F	IA1 EQ Control - total of 256 levels.
	EQ					See Table 2: Equalizer Settings.

0x34	CH5 - CHA1	7	Short Circuit	R/W	0xAD	1: Enable the short circuit protection
	VOD		Protection			0: Disable the short circuit protection
		6	RATE_SEL			1: Gen 1/2,
						0: Gen 3
						Note: override the RATE pin.
		5:3	Reserved			Set bits to default value - 101.
		2:0	VOD Control			OA1 VOD Control
						000: 0.7 V
						001: 0.8 V
						010: 0.9 V
						011: 1.0 V
						100: 1.1 V
						101: 1.2 V (default)
						110: 1.3 V
				<u> </u>		111: 1.4 V
0x35	CH5 - CHA1	7	RXDET STATUS	R	0x02	Observation bit for RXDET CH5 - CHA1.
	DEM					1: RX = detected
					4	0: RX = not detected
		6:5	RATE_DET	R		Observation bit for RATE_DET CH5 - CHA1.
			STATUS			00: GEN1 (2.5G)
						01: GEN2 (5G)
		1.5			-	11: GEN3 (8G)
		4:3	Reserved	R/W	4	Set bits to 0.
		2:0	DEM Control	R/W		OA1 DEM Control
						000: 0 dB
						001: -1.5 dB
						010: -3.5 dB (default) 011: -5 dB
						100: –6 dB
						101: –8 dB
						110: –9 dB
						111: –12 dB
0x36	CH5 - CHA1	7:4	Reserved	R/W	0x00	Set bits to 0.
	IDLE Threshold	3:2	IDLE thd	1		De-assert threshold
		0.2	I DEL UIG			00 = 110 mVp-p (default)
						01 = 100 mVp-p
						10 = 150 mVp-p
						11 = 130 mVp-p
						Note: override the SD_TH pin.
		1:0	IDLE tha	7		Assert threshold
						00 = 180 mVp-p (default)
						01 = 160 mVp-p
						10 = 210 mVp-p
						11 = 190 mVp-p
						Note: override the SD_TH pin.

0x39	CH6 - CHA2	7:6	Reserved	R/W	0x00	Set bits to 0.
	IDLE, RXDET	5	IDLE_AUTO			1: Automatic IDLE detect 0: Allow IDLE_SEL control in bit 4 Note: override IDLE control.
		4	IDLE_SEL			1: Output is MUTED (electrical idle) 0: Output is ON Note: override IDLE control.
		3:2	RXDET			00: Input is high-z impedance 01: Auto RX-Detect, outputs test every 12 ms for 600 ms (50 times) then stops; termination is high-z until detection; once detected input termination is 50 $\Omega$ 10: Auto RX-Detect, outputs test every 12 ms until detection occurs; termination is high-z until detection; once detected input termination is 50 $\Omega$ 11: Input is 50 $\Omega$ Note: override RXDET pin.
		1:0	Reserved	1		Set bits to 0.
0x3A	CH6 - CHA2 EQ	7:0	EQ Control	R/W	0x2F	IA2 EQ Control - total of 256 levels. See <i>Table 2: Equalizer Settings</i> .
0x3B	CH6 - CHA2 VOD	7	Short Circuit Protection	R/W	0xAD	Enable the short circuit protection     Disable the short circuit protection
		6	RATE_SEL			1: Gen 1/2, 0: Gen 3 Note: override the RATE pin.
		5:3	Reserved	1		Set bits to default value - 101.
		2:0	VOD Control			OA2 VOD Control 000: 0.7 V 001: 0.8 V 010: 0.9 V 011: 1.0 V 100: 1.1 V 101: 1.2 V (default) 110: 1.3 V
0x3C	CH6 - CHA2 DEM	7	RXDET STATUS	R	0x02	Observation bit for RXDET CH6 - CHA2.  1: RX = detected  0: RX = not detected
		6:5	RATE_DET STATUS	R		Observation bit for RATE_DET CH6 - CHA2. 00: GEN1 (2.5G) 01: GEN2 (5G) 11: GEN3 (8G)
		4:3	Reserved	R/W		Set bits to 0.
		2:0	DEM Control	R/W		OA2 DEM Control 000: 0 dB 001: -1.5 dB 010: -3.5 dB (default) 011: -5 dB 100: -6 dB 101: -8 dB 110: -9 dB 111: -12 dB

0x3D	CH6 - CHA2	7:4	Reserved	R/W	0x00	Set bits to 0.
	IDLE Threshold	3:2	IDLE thd	$\neg$		De-assert threshold
						00 = 110 mVp-p (default)
						01 = 100 mVp-p
						10 = 150 mVp-p
						11 = 130 mVp-p
						Note: override the SD_TH pin.
		1:0	IDLE tha			Assert threshold
						00 = 180 mVp-p (default)
						01 = 160 mVp-p
						10 = 210 mVp-p
						11 = 190 mVp-p
						Note: override the SD_TH pin.
0x40	CH7 - CHA3	7:6	Reserved	R/W	0x00	Set bits to 0.
	IDLE, RXDET	5	IDLE_AUTO	_		1: Automatic IDLE detect
						0: Allow IDLE_SEL control in bit 4
						Note: override IDLE control.
		4	IDLE_SEL	$\neg$		1: Output is MUTED (electrical idle)
						0: Output is ON
						Note: override IDLE control.
		3:2	RXDET	_		00: Input is high-z impedance
						01: Auto RX-Detect,
						outputs test every 12 ms for 600 ms (50 times)
						then stops; termination is high-z until detection;
						once detected input termination is 50 $\Omega$
						10: Auto RX-Detect,
						outputs test every 12 ms until detection occurs;
						termination is high-z until detection; once
						detected input termination is 50 $\Omega$
						11: Input is 50 Ω
						Note: override RXDET pin.
		1:0	Reserved			Set bits to 0.
0x41	CH7 - CHA3	7:0	EQ Control	R/W	0x2F	IA3 EQ Control - total of 256 levels.
	EQ					See Table 2: Equalizer Settings.
0x42	CH7 - CHA3	7	Short Circuit	R/W	0xAD	1: Enable the short circuit protection
	VOD		Protection			0: Disable the short circuit protection
		6	RATE_SEL			1: Gen 1/2,
						0: Gen 3
						Note: override the RATE pin.
		5:3	Reserved			Set bits to default value - 101.
		2:0	VOD Control	$\neg$		OA3 VOD Control
			1 0 2 0 0 1 11 10 1			000: 0.7 V
						001: 0.8 V
						010: 0.9 V
						011: 1.0 V
						100: 1.1 V
						101: 1.2 V (default)
						110: 1.3 V
						111: 1.4 V
			<u> </u>		Ь——	1

0x43	CH7 - CHA3 DEM	7	RXDET STATUS	R	0x02	Observation bit for RXDET CH7 - CHA3.  1: RX = detected  0: RX = not detected
		6:5	RATE_DET STATUS	R		Observation bit for RATE_DET CH7 - CHA3.  00: GEN1 (2.5G)  01: GEN2 (5G)  11: GEN3 (8G)
		4:3	Reserved	R/W	†	Set bits to 0.
		2:0	DEM Control	R/W	-	OA3 DEM Control 000: 0 dB 001: -1.5 dB 010: -3.5 dB (default) 011: -5 dB 100: -6 dB 101: -8 dB 110: -9 dB 111: -12 dB
0x44	CH7 - CHA3	7:4	Reserved	R/W	0x00	Set bits to 0.
	IDLE Threshold	3:2	IDLE thd			De-assert threshold  00 = 110 mVp-p (default)  01 = 100 mVp-p  10 = 150 mVp-p  11 = 130 mVp-p  Note: override the SD_TH pin.
		1:0	IDLE tha			Assert threshold  00 = 180 mVp-p (default)  01 = 160 mVp-p  10 = 210 mVp-p  11 = 190 mVp-p  Note: override the SD_TH pin.
0x51	Device ID	7:5	VERSION	R	0x45	010'b
		4:0	ID	7		00101'b

## **Applications Information**


#### GENERAL RECOMMENDATIONS

The DS80PCI800 is a high performance circuit capable of delivering excellent performance. Careful attention must be paid to the details associated with high-speed design as well as providing a clean power supply. Refer to the information below and Revision 4 of the LVDS Owner's Manual for more detailed information on high speed design tips to address signal integrity design issues.

# PCB LAYOUT CONSIDERATIONS FOR DIFFERENTIAL PAIRS

The CML inputs and LPDS outputs have been optimized to work with interconnects using a controlled differential

impedance of 85 -  $100\Omega$ . It is preferable to route differential lines exclusively on one layer of the board, particularly for the input traces. The use of vias should be avoided if possible. If vias must be used, they should be used sparingly and must be placed symmetrically for each side of a given differential pair. Whenever differential vias are used the layout must also provide for a low inductance path for the return currents as well. Route the differential signals away from other signals and noise sources on the printed circuit board. See AN-1187 for additional information on LLP packages.



**FIGURE 6. Typical Routing Options** 

The graphic shown above depicts different transmission line topologies which can be used in various combinations to achieve the optimal system performance. Impedance discontinuities at the differential via can be minimized or eliminated by increasing the swell around each hole and providing for a low inductance return current path. When the via structure is associated with thick backplane PCB, further optimization such as back drilling is often used to reduce the deterimential high frequency effects of stubs on the signal path.

#### **POWER SUPPLY BYPASSING**

Two approaches are recommended to ensure that the DS80PCI800 is provided with an adequate power supply. First, the supply (VDD) and ground (GND) pins should be

connected to power planes routed on adjacent layers of the printed circuit board. The layer thickness of the dielectric should be minimized so that the  $V_{DD}$  and GND planes create a low inductance supply with distributed capacitance. Second, careful attention to supply bypassing through the proper use of bypass capacitors is required. A 0.1  $\mu$ F bypass capacitor should be connected to each  $V_{DD}$  pin such that the capacitor is placed as close as possible to the DS80PCI800. Smaller body size capacitors can help facilitate proper component placement. Additionally, capacitor with capacitance in the range of 1  $\mu$ F to 10  $\mu$ F should be incorporated in the power supply bypassing design as well. These capacitors can be either tantalum or an ultra-low ESR ceramic.

## **Typical Performance Curves Characteristics**




FIGURE 7. Power Dissipation (PD) vs. Output Differential Voltage (VOD)




FIGURE 8. Output Differential Voltage (VOD = 1.0 Vp-p) vs. Supply Voltage (VDD)




FIGURE 9. Output Differential Voltage (VOD = 1.0 Vp-p) vs. Temperature

## **Typical Performance Eye Diagrams Characteristics**




FIGURE 10. Test Setup Connections Diagram




FIGURE 11. TL = 20 inch 4-mil FR4 trace, DS80PCl800 settings: EQ[1:0] = R, R = 15'h, DEM[1:0] = float, float




FIGURE 12. TL = 35 inch 4-mil FR4 trace, DS80PCl800 settings: EQ[1:0] = float, R = 1F'h, DEM[1:0] = float, float






FIGURE 13. Test Setup Connections Diagram



30133334


FIGURE 14. TL1 = 20 inch 4-mil FR4 trace, TL2 = 15 inch 4-mil FR4 trace, DS80PCl800 settings: EQ[1:0] = R, R = 15'h, DEM[1:0] = float, float



30133335

FIGURE 15. TL1 = 30 inch 4-mil FR4 trace, TL2 = 15 inch 4-mil FR4 trace, DS80PCl800 settings: EQ[1:0] = R, 1 = 0F'h, DEM[1:0] = float, float

## Physical Dimensions inches (millimeters) unless otherwise noted



Order Number DS80PCI800SQ (Tape and Reel 2,000 units) Order Number DS80PCI800SQE (Tape and Reel 250 units) NS Package Number SQA54A (See AN-1187 for PCB Design and Assembly Recommendations)

	Notes
-	
	www.ti.com

#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

**Applications** 

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

**Products** 

Wireless Connectivity

#### Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications dataconverter.ti.com Computers and Peripherals www.ti.com/computers **Data Converters DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic logic.ti.com Security www.ti.com/security Power Mgmt www.ti.com/space-avionics-defense power.ti.com Space, Avionics and Defense Microcontrollers Video and Imaging microcontroller.ti.com www.ti.com/video www.ti-rfid.com **OMAP Mobile Processors** www.ti.com/omap

TI E2E Community Home Page

www.ti.com/wirelessconnectivity

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2012, Texas Instruments Incorporated

e2e.ti.com