

TLIN1022-Q1 双路本地互连网络 (LIN) 收发器

1 特性

- 符合面向汽车应用的 AEC-Q100 标准
 - 器件环境温度: -40°C 至 125°C
 - 器件 HBM 认证等级: $\pm 8\text{kV}$
 - 器件 CDM 认证等级: $\pm 1.5\text{kV}$
- 符合 LIN 2.0、LIN 2.1、LIN 2.2、LIN 2.2A 和 ISO/DIS 17987-4.2 标准
- 符合适用于 LIN 的 SAEJ2602 推荐实践的要求
- 支持 12V 电池应用
- LIN 数据传输速率高达 20kbps
- 宽运行范围
 - 4V 至 36V 电源电压
 - $\pm 45\text{V}$ LIN 总线故障保护
- 休眠模式: 超低电流消耗允许以下类型的唤醒事件:
 - LIN 总线唤醒
 - 通过 EN 的本地唤醒
- 上电/断电无毛刺脉冲运行
- 保护特性:
 - V_{SUP} 欠压保护
 - TXD 显性超时保护 (DTO)
 - 热关断保护
 - 系统级未供电节点或接地断开故障保护
- 可提供 SOIC (14) 封装和无引线 VSON (14) 封装, 具有改善的自动光学检测 (AOI) 功能

2 应用

- 车身电子装置和照明
- 混合动力、电动和动力传动系统
- 信息娱乐系统与仪表组
- 电器

3 说明

TLIN1022-Q1 器件是一款双路本地互连网络 (LIN) 物理层收发器, 集成了唤醒和保护功能, 符合 LIN 2.0、LIN 2.1、LIN 2.2、LIN 2.2A 和 ISO/DIS 17987-4.2 标准。LIN 是一根单线制双向总线, 通常用于数据传输速率高达 20kbps 的低速车载网络。TLIN1022-Q1 专为支持 12V 应用而设计, 具有更宽的工作电压以及额外的总线故障保护。LIN 接收器支持数据传输速率高达 100kbps 的内联编程应用。TLIN1022-Q1 使用可降低电磁辐射 (EME) 的限流波形整形驱动器将 TXD 输入上的 LIN 协议数据流转化为 LIN 总线信号。接收器将数据流转化为逻辑电平信号, 此信号通过开漏 RXD 引脚发送到微处理器。休眠模式可实现超低电流消耗, 允许通过 LIN 总线或引脚实现唤醒。


器件信息(1)

| 器件型号 | 封装 | 封装尺寸 (标称值) |
|-------------|--------------------------------|-----------------|
| TLIN1022-Q1 | SOIC (14) (D) | 5.00mm x 8.65mm |
| | VSON (14) (DMT) ⁽²⁾ | 3.00mm x 3.00mm |


(1) 如需了解所有可用封装, 请参阅数据表末尾的可订购产品附录。

(2) 产品预览


简化的原理图, 主模式



简化的原理图, 从模式



5 Pin Configuration and Functions



(1) Product Preview

Pin Functions

| PIN | | Type | DESCRIPTION |
|---------------|------|--------|---------------------------------------------------------------------------------------------|
| NO. | NAME | | |
| 1 | RXD1 | O | Channel 1 RXD Output (open-drain) interface reporting state of LIN bus voltage |
| 2 | EN1 | I | Channel 1 Enable Input |
| 3 | TXD1 | I | Channel 1 TXD input interface to control state of LIN output |
| 4 | RXD2 | O | Channel 2 RXD Output (open-drain) interface reporting state of LIN bus voltage |
| 5 | EN2 | I | Channel 2 Enable Input |
| 7 | TXD2 | I | Channel 2 TXD input interface to control state of LIN output |
| 8 | GND | GND | Ground |
| 9 | LIN2 | HV I/O | Channel 2 High voltage LIN bus single-wire transmitter and receiver |
| 10 | VSUP | Supply | Device Supply Voltage (connected to battery in series with external reverse blocking diode) |
| 13 | LIN1 | HV I/O | Channel 1 High voltage LIN bus single-wire transmitter and receiver |
| 6, 11, 12, 14 | NC | – | Not Connected |

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

| Symbol | Parameter | MIN | MAX | UNIT |
|-------------|------------------------------------------------|------|-----|------|
| V_{SUP} | Supply voltage range (ISO/DIS 17987 Param 10) | –0.3 | 45 | V |
| V_{LIN} | LIN Bus input voltage (ISO/DIS 17987 Param 82) | –45 | 45 | V |
| V_{LOGIC} | Logic Pin Voltage (RXD, TXD, EN) | –0.3 | 5.5 | V |
| T_A | Ambient temperature range | –40 | 125 | °C |
| T_J | Junction Temp | –55 | 150 | °C |

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

| ESD Ratings | | | VALUE | UNIT | |
|-------------|-------------------------|--------------------------------------------------------|-------------------------------------------|-------|---|
| $V_{(ESD)}$ | Electrostatic discharge | Human body model (HBM) per AEC Q100-002 ⁽¹⁾ | Pins RXD, RXD, EN ⁽¹⁾ | ±4000 | V |
| | | | Pins LIN Bus ⁽²⁾ and V_{SUP} | ±8000 | |
| | | Charged device model (CDM), per AEC Q100-011 | All pins | ±1500 | |

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) LIN bus a stressed with respect to GND.

6.3 ESD Ratings - IEC

| ESD and Surge Protection Ratings | | | VALUE | UNIT |
|-----------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------|-------------------------------------------------|--------|------|
| $V_{(ESD)}$ | IEC 61000-4-2 contact discharge electrostatic discharge ⁽¹⁾ | LIN bus and V_{SUP} pin to GND ⁽²⁾ | ±6000 | V |
| $V_{(ESD)}$ | IEC 61000-4-2 air-gap discharge electrostatic discharge ⁽¹⁾ | LIN bus and V_{SUP} pin to GND ⁽²⁾ | ±15000 | |
| $V_{(ESD)}$ | Powered ESD Performance, per SAEJ2962-1 ⁽³⁾ | contact discharge | ±8000 | V |
| $V_{(ESD)}$ | Powered ESD Performance, per SAEJ2962-1 ⁽³⁾ | air-gap discharge | ±15000 | |
| ISO7637-2 ⁽⁴⁾ & IEC 62215-3 Transients according to IBEE LIN EMC test spec LIN bus pin and V_{SUP} | | Pulse 1 | -100 | V |
| | | Pulse 2 | 75 | V |
| ISO7637-2 ⁽⁴⁾ & IEC 62215-3 Transients according to IBEE LIN EMC test spec LIN bus pin and V_{SUP} | | Pulse 3a | -150 | V |
| | | Pulse 3b | 100 | V |

(1) IEC 61000-4-2 is a system level ESD test. Results given here are specific to the IBEE LIN EMC Test specification conditions. Different system level configurations may lead to different results

(2) Testing performed at 3rd party IBEE Zwickau test house, test report available upon request

(3) SAEJ2962-1 Testing performed at 3rd party US3 approved EMC test facility, test report available upon request

(4) ISO7637 is a system level transient test. Results given here are specific to the IBEE LIN EMC Test specification conditions. Different system level configurations may lead to different results.

6.4 Thermal Information

| THERMAL METRIC ⁽¹⁾ | | TLIN1022D-Q1 | TLIN1022DMT-Q1 | UNIT |
|-------------------------------|----------------------------------------------|--------------|----------------|------|
| | | D (SOIC) | DMT (VSON) | |
| | | 14-PINS | 14-PINS | |
| $R_{\theta JA}$ | Junction-to-ambient thermal resistance | 82.3 | 35.5 | °C/W |
| $R_{\theta JC(top)}$ | Junction-to-case (top) thermal resistance | 41.5 | 18.1 | °C/W |
| $R_{\theta JB}$ | Junction-to-board thermal resistance | 38.4 | 13.1 | °C/W |
| Ψ_{JT} | Junction-to-top characterization parameter | 8.9 | 0.6 | °C/W |
| Ψ_{JB} | Junction-to-board characterization parameter | 38.1 | 13.1 | °C/W |
| $R_{\theta JC(bot)}$ | Junction-to-case (bottom) thermal resistance | n/a | 2.5 | °C/W |

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

6.5 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

| PARAMETER - DEFINITION | | MIN | NOM | MAX | UNIT |
|------------------------|----------------------------------|-----|-----|------|------|
| V_{SUP} | Supply voltage | 4 | | 36 | V |
| V_{LIN} | LIN Bus input voltage | 0 | | 36 | V |
| V_{LOGIC} | Logic Pin Voltage (RXD, TXD, EN) | 0 | | 5.25 | V |
| TSD | Thermal shutdown edge | 165 | | | °C |
| TSD _(HYS) | Thermal shutdown hysteresis | | 15 | | °C |

6.6 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

| PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------|------|-----|------|---------------|
| Power Supply | | | | | | |
| V_{SUP} | Operational supply voltage (ISO/DIS 17987 Param 10) | Device is operational beyond the LIN defined nominal supply voltage range See 图 8 and 图 9 | 4 | | 36 | V |
| V_{SUP} | Nominal supply voltage (ISO/DIS 17987 Param 10): Normal Mode: Ramp V_{SUP} while LIN signal is a 10 kHz Square Wave with 50 % duty cycle and 18V swing. See 图 8 and 图 9 | Normal and Standby Modes: Ramp V_{SUP} while LIN signal is a 10 kHz Square Wave with 50 % duty cycle and 36V swing. See 图 8 and 图 9 | 4 | | 36 | V |
| | | Sleep Mode | | | 36 | V |
| UV_{SUP} | Under voltage V_{SUP} threshold | | 2.9 | | 3.85 | V |
| UV_{HYS} | Delta hysteresis voltage for V_{SUP} under voltage threshold | | | 0.2 | | V |
| I_{SUP} | Supply Current | Normal Mode: EN = High, bus dominant: total bus load where $R_{LIN} > 500 \Omega$ and $C_{LIN} < 10 \text{ nF}$ See 图 14 | | 1.2 | 7.5 | mA |
| I_{SUP} | Supply Current | Standby Mode: EN = Low, bus dominant: total bus load where $R_{LIN} > 500 \Omega$ and $C_{LIN} < 10 \text{ nF}$ See 图 14 | | 1.1 | 3.75 | mA |
| I_{SUP} | Supply Current | Normal Mode: EN = High, Bus Recessive: LIN = V_{SUP} , | | 670 | 1300 | μA |
| I_{SUP} | Supply Current | Standby Mode: EN = Low, Bus Recessive: LIN = V_{SUP} , | | 20 | 40 | μA |
| I_{SUP} | Supply Current | Sleep Mode: $4.0 \text{ V} < V_{SUP} < 14 \text{ V}$, LIN = V_{SUP} , EN = 0 V, TXD and RXD Floating | | 10 | 20 | μA |
| I_{SUP} | Supply Current | Sleep Mode: $14 \text{ V} < V_{SUP} < 36 \text{ V}$, LIN = V_{SUP} , EN = 0 V, TXD and RXD Floating | | | 30 | μA |
| RXD OUTPUT PIN (OPEN DRAIN) | | | | | | |
| V_{OL} | Output Low voltage | Based upon External pull up to V_{CC} | | | 0.6 | V |
| I_{OL} | Low level output current, open drain | LIN = 0 V, RXD = 0.4 V | 1.5 | | | mA |
| I_{ILG} | Leakage current, high-level | LIN = V_{SUP} , RXD = 5 V | -5 | 0 | 5 | μA |
| TXD INPUT PIN | | | | | | |
| V_{IL} | Low level input voltage | | -0.3 | | 0.8 | V |
| V_{IH} | High level input voltage | | 2 | | 5.5 | V |
| V_{HYS} | Input threshold voltage, normal modes & selective wake modes | | | 50 | 500 | mV |
| I_{ILG} | Low level input leakage current | TXD = Low | -5 | 0 | 5 | μA |
| R_{TXD} | Internal pulldown resistor value | | 125 | 350 | 800 | k Ω |
| EN INPUT PIN | | | | | | |
| V_{IL} | Low level input voltage | | -0.3 | | 0.8 | V |
| V_{IH} | High level input voltage | | 2 | | 5.5 | V |
| V_{HYS} | Hysteresis voltage | By design and characterization | | 50 | 500 | mV |
| I_{ILG} | Low level input current | EN = Low | -5 | 0 | 5 | μA |
| R_{EN} | Internal Pulldown resistor | | 125 | 350 | 800 | k Ω |
| LIN PIN | | | | | | |
| V_{OH} | High level output voltage | LIN recessive, TXD = high, $I_O = 0 \text{ mA}$, $V_{SUP} = 7 \text{ V to } 36 \text{ V}$ | 0.85 | | | V_{SUP} |
| | | LIN recessive, TXD = high, $I_O = 0 \text{ mA}$, $V_{SUP} = 4 \text{ V} \leq V_{SUP} < 7 \text{ V}$ | 3.0 | | | V |
| V_{OL} | Low level output voltage | LIN dominant, TXD = low, $V_{SUP} = 7 \text{ V to } 36 \text{ V}$ | | | 0.2 | V_{SUP} |
| | | LIN dominant, TXD = low, $V_{SUP} = 4 \text{ V} \leq V_{SUP} < 7 \text{ V}$ | | | 1.2 | V |

Electrical Characteristics (continued)

over operating free-air temperature range (unless otherwise noted)

| PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|----------------------|----------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------|-------|-----|-------|------------|
| $V_{SUP_NON_OP}$ | VSUP where Impact of recessive LIN Bus < 5% (ISO/DIS 17987 Param 11) | TXD & RXD open LIN = 4 V to 45 V | -0.3 | | 36 | V |
| I_{BUS_LIM} | Limiting current (ISO/DIS 17987 Param 12) | TXD = 0 V, $V_{LIN} = 18$ V, $R_{MEAS} = 440 \Omega$, $V_{SUP} = 18$ V, $V_{BUSdom} < 4.518$ V See 图 13 | 40 | 90 | 200 | mA |
| $I_{BUS_PAS_dom}$ | Receiver leakage current, dominant (ISO/DIS 17987 Param 13) | LIN = 0 V, $V_{SUP} = 24$ V Driver off/recessive See 图 14 | -1 | | | mA |
| $I_{BUS_PAS_rec1}$ | Receiver leakage current, recessive (ISO/DIS 17987 Param 14) | LIN > V_{SUP} , 4 V < $V_{SUP} < 45$ V Driver off; See 图 15 | | | 20 | μ A |
| $I_{BUS_PAS_rec2}$ | Receiver leakage current, recessive (ISO/DIS 17987 Param 14) | LIN = V_{SUP} , Driver off; See 图 15 | -5 | | 5 | μ A |
| $I_{BUS_NO_GND}$ | Leakage current, loss of ground (ISO/DIS 17987 Param 15) | GND = V_{SUP} , $0 V \leq V_{LIN} \leq 18$ V, $V_{SUP} = 12$ V; See 图 16 | -1 | | 1 | mA |
| $I_{BUS_NO_BAT}$ | Leakage current, loss of supply (ISO/DIS 17987 Param 16) | LIN = 36 V, $V_{SUP} = GND$; See 图 17 | | | 5 | μ A |
| V_{BUSdom} | Low level input voltage (ISO/DIS 17987 Param 17) | LIN dominant (including LIN dominant for wake up) See 图 10 and 图 11 | | | 0.4 | V_{SUP} |
| V_{BUSrec} | High level input voltage (ISO/DIS 17987 Param 18) | Lin recessive See 图 10 and 图 11 | 0.6 | | | V_{SUP} |
| V_{BUS_CNT} | Receiver center threshold (ISO/DIS 17987 Param 19) | $V_{BUS_CNT} = (V_{IL} + V_{IH})/2$ See 图 10 and 图 11 | 0.475 | 0.5 | 0.525 | V_{SUP} |
| V_{HYS} | Hysteresis voltage (ISO/DIS 17987 Param 20) | $V_{HYS} = (V_{IL} - V_{IH})$ See 图 10 and 图 11 | 0.05 | | 0.175 | V_{SUP} |
| V_{SERIAL_DIODE} | Serial diode LIN term pullup path (ISO/DIS 17987 Param 21) | By design and characterization | 0.4 | 0.7 | 1 | V |
| R_{SLAVE} | Pullup resistor to VSUP (ISO/DIS 17987 Param 26) | Normal and Standby modes | 20 | 45 | 60 | k Ω |
| I_{RSLEEP} | Pullup current source to VSUP | Sleep mode, $V_{SUP} = 14$ V, LIN = GND | -20 | | -2 | μ A |
| C_{LINPIN} | Capacitance of LIN pin | | | | 45 | pF |

6.7 Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

| PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|------------|------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------|-----|-------|------|
| $D1_{12V}$ | Duty Cycle 1 (ISO/DIS 17987 Param 27) ⁽¹⁾ | $TH_{REC(MAX)} = 0.744 \times V_{SUP}$, $TH_{DOM(MAX)} = 0.581 \times V_{SUP}$, $V_{SUP} = 7$ V to 18 V, $t_{BIT} = 50 \mu s$ (20 kbps), $D1 = t_{BUS_rec(min)}/(2 \times t_{BIT})$ (See 图 18 and 图 19) | 0.396 | | | |
| $D1_{12V}$ | Duty Cycle 1 | $TH_{REC(MAX)} = 0.625 \times V_{SUP}$, $TH_{DOM(MAX)} = 0.581 \times V_{SUP}$, $V_{SUP} = 4$ V to 7 V, $t_{BIT} = 50 \mu s$ (20 kbps), $D1 = t_{BUS_rec(min)}/(2 \times t_{BIT})$ (See 图 18 and 图 19) | 0.396 | | | |
| $D2_{12V}$ | Duty Cycle 2 (ISO/DIS 17987 Param 28) | $TH_{REC(MAX)} = 0.422 \times V_{SUP}$, $TH_{DOM(MIN)} = 0.284 \times V_{SUP}$, $V_{SUP} = 4.6$ V to 18 V, $t_{BIT} = 50 \mu s$ (20 kbps), $D2 = t_{BUS_rec(MAX)}/(2 \times t_{BIT})$ (See 图 18 and 图 19) | | | 0.581 | |
| $D3_{12V}$ | Duty Cycle 3 (ISO/DIS 17987 Param 29) | $TH_{REC(MAX)} = 0.778 \times V_{SUP}$, $TH_{DOM(MAX)} = 0.616 \times V_{SUP}$, $V_{SUP} = 7$ V to 18 V, $t_{BIT} = 96 \mu s$ (10.4 kbps), $D3 = t_{BUS_rec(min)}/(2 \times t_{BIT})$ (See 图 18 and 图 19) | 0.417 | | | |

(1) Duty cycles: LIN driver bus load conditions (CLINBUS, RLINBUS): Load1 = 1 nF, 1 k Ω ; Load2 = 10 nF, 500 Ω . Duty cycles 3 and 4 are defined for 10.4-kbps operation. The TLIN1029 also meets these lower data rate requirements, while it is capable of the higher speed 20-kbps operation as specified by duty cycles 1 and 2. SAEJ2602 derives propagation delay equations from the LIN 2.0 duty cycle definitions, for details see the SAEJ2602 specification

Switching Characteristics (continued)







over operating free-air temperature range (unless otherwise noted)

| PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|-------------------|---------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------|-----|------|------|
| D3 _{12V} | Duty Cycle | $TH_{REC(MAX)} = 0.645 \times V_{SUP}$, $TH_{DOM(MAX)} = 0.616 \times V_{SUP}$, $V_{SUP} = 4\text{ V to }7\text{ V}$, $t_{BIT} = 96\ \mu\text{s}$ (10.4 kbps), $D3 = t_{BUS_rec(min)}/(2 \times t_{BIT})$ (See 图 18 and 图 19) | 0.417 | | | |
| D4 _{12V} | Duty Cycle 4 (ISO/DIS 17987 Param 30) | $TH_{REC(MIN)} = 0.389 \times V_{SUP}$, $TH_{DOM(MIN)} = 0.251 \times V_{SUP}$, $V_{SUP} = 4.6\text{ V to }18\text{ V}$, $t_{BIT} = 96\ \mu\text{s}$ (10.4 kbps), $D4 = t_{BUS_rec(MAX)}/(2 \times t_{BIT})$ (See 图 18 and 图 19) | | | 0.59 | |


6.8 Timing Requirements

| SYMBOL | DESCRIPTION | TEST CONDITIONS | MIN | NOM | MAX | UNIT |
|--------------------|------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----|-----|-----|---------------|
| t_{rx_pdr} | Receiver rising propagation delay time (ISO/DIS 17987 Param 31) | $R_{RXD} = 2.4\text{ k}\Omega$, $C_{RXD} = 20\text{ pF}$ (See 图 20 and 图 21) | | | 6 | μs |
| t_{rx_pdf} | Receiver falling propagation delay time (ISO/DIS 17987 Param 31) | | | | 6 | μs |
| t_{rs_sym} | Symmetry of receiver propagation delay time Receiver rising propagation delay time (ISO/DIS 17987 Param 32) | Rising edge with respect to falling edge, ($tr_{x_sym} = tr_{x_pdf} - tr_{x_pdr}$), $R_{RXD} = 2.4\text{ k}\Omega$, $C_{RXD} = 20\text{ pF}$ (See 图 20 and 图 21) | -2 | | 2 | μs |
| t_{LINBUS} | LIN wakeup time (Minimum dominant time on LIN bus for wakeup) | See 图 24 , 图 27 and 图 28 | 25 | 100 | 150 | μs |
| t_{CLEAR} | Time to clear false wakeup prevention logic if LIN bus had a bus stuck dominant fault (recessive time on LIN bus to clear bust stuck dominant fault) | See 图 28 | 8 | 17 | 50 | μs |
| t_{DST} | Dominant state time out | | 20 | 34 | 80 | ms |
| t_{MODE_CHANGE} | Mode change delay time | Time to change from standby mode to normal mode or normal mode to sleep mode through EN pin: See 图 22 and 图 29 | 2 | | 15 | μs |
| t_{NOMINT} | Normal mode initialization time | Time for normal mode to initialize and data on RXD pin to be valid See 图 22 | | | 35 | μs |
| t_{PWR} | Power up time | Upon power up time it takes for valid data on RXD | | | 1.5 | ms |

6.9 Typical Characteristics



Typical Characteristics (接下页)



7 Parameter Measurement Information




图 8. Test System: Operating Voltage Range with RX and TX Access: Parameters 9, 10




图 9. RX Response: Operating Voltage Range

Parameter Measurement Information (接下页)






图 10. LIN Bus Input Signal



Copyright © 2017, Texas Instruments Incorporated

图 11. LIN Receiver Test with RX access Parameters 17, 18, 19, 20



Copyright © 2017, Texas Instruments Incorporated

图 12. $V_{SUP_NON_OF}$ Parameters 11

Parameter Measurement Information (接下页)




图 13. Test Circuit for I_{BUS_LIM} at Dominant State (Driver on) Parameters 12




图 14. Test Circuit for $I_{BUS_PAS_dom}$; TXD = Recessive State $V_{BUS} = 0$ V, Parameters 13

Parameter Measurement Information (接下页)






图 15. Test Circuit for $I_{BUS_PAS_rec}$ Param 14



Copyright © 2017, Texas Instruments Incorporated


图 16. Test Circuit for $I_{BUS_NO_GND}$ Loss of GND

Parameter Measurement Information (接下页)



Copyright © 2017, Texas Instruments Incorporated

图 17. Test Circuit for I_{BUS_NO_BAT} Loss of Battery



Copyright © 2017, Texas Instruments Incorporated

图 18. Test Circuit Slope Control and Duty Cycle Parameters 27, 28, 29, 30

Parameter Measurement Information (接下页)





图 19. Definition of Bus Timing Parameters



Copyright © 2017, Texas Instruments Incorporated

图 20. Propagation Delay Test Circuit; Parameters 31, 32

Parameter Measurement Information (接下页)





图 21. Propagation Delay



Copyright © 2017, Texas Instruments Incorporated

图 22. Mode Transitions

Parameter Measurement Information (接下页)




图 23. Wakeup Through EN




图 24. Wakeup through LIN

Parameter Measurement Information (接下页)





图 25. Test Circuit for AC Characteristics

8 Detailed Description

8.1 Overview

The TLIN1022-Q1 device is a Dual Local Interconnect Network (LIN) physical layer transceiver, compliant to LIN 2.0, LIN 2.1, LIN 2.2, LIN 2.2A and ISO/DIS 17987-4.2, with integrated wake-up and protection features. The LIN bus is a single wire bidirectional bus typically used for low speed in-vehicle networks using data rates from 2.4 kbps to 20 kbps. The TLIN1022-Q1 LIN receiver works up to 100 kbps supporting in-line programming. The LIN protocol data stream on the TXD input is converted by the TLIN1022-Q1 into a LIN bus signal using a current-limited wave-shaping driver as outlined by the LIN physical layer specification. The receiver converts the data stream to logic level signals that are sent to the microprocessor through the open-drain RXD pin. The LIN bus has two states: dominant state (voltage near ground) and recessive state (voltage near battery). In the recessive state, the LIN bus is pulled high by the internal pull-up resistor (45 kΩ) and a series diode. No external pull-up components are required for slave applications. Master applications require an external pull-up resistor (1 kΩ) plus a series diode per the LIN specification. The TLIN1022-Q1 provides many protection features such as ESD, EMC and high bus standoff voltage. The device also provides three methods to wake up, EN and from the LIN bus.

8.2 Functional Block Diagram



Copyright © 2017, Texas Instruments Incorporated

8.3 Feature Description

8.3.1 LIN (Local Interconnect Network) Bus

This high voltage input/output pin is a single wire LIN bus transmitter and receiver. The LIN pin can survive transient voltages up to 45 V. Reverse currents from the LIN to supply (V_{SUP}) are minimized with blocking diodes, even in the event of a ground shift or loss of supply (V_{SUP}).

8.3.1.1 LIN Transmitter Characteristics

The transmitter has thresholds and AC parameters according to the LIN specification. The transmitter is a low side transistor with internal current limitation and thermal shutdown. During a thermal shut-down condition, the transmitter is disabled to protect the device. There is an internal pull-up resistor with a serial diode structure to V_{SUP} , so no external pull-up components are required for the LIN slave mode applications. An external pull-up resistor and series diode to V_{SUP} must be added when the device is used for a master node application.

8.3.1.2 LIN Receiver Characteristics

The receiver characteristic thresholds are proportional to the device supply pin according to the LIN specification.

The receiver is capable of receiving higher data rates (> 100 kbps) than supported by LIN or SAEJ2602 specifications. This allows the TLIN1022-Q1 to be used for high speed downloads at the end-of-line production or other applications. The actual data rate achievable depends on system time constants (bus capacitance and pull-up resistance) and driver characteristics used in the system.

8.3.1.2.1 Termination

There is an internal pull-up resistor with a serial diode structure to V_{SUP} , so no external pull-up components are required for the LIN slave mode applications. An external pull-up resistor (1 k Ω) and a series diode to V_{SUP} must be added when the device is used for master node applications as per the LIN specification.

图 26 shows a Master Node configuration and how the voltage levels are defined




图 26. Master Node Configuration with Voltage Levels

8.3.2 TXD (Transmit Input and Output)

TXD is the interface to the processors LIN protocol controller or SCI and UART that is used to control the state of the LIN output. When TXD is low the LIN output is dominant (near ground). When TXD is high the LIN output is recessive (near $V_{Battery}$). See 图 26. The TXD input structure is compatible with processors using 3.3 V and 5 V I/O. TXD has an internal pull-down resistor. The LIN bus is protected from being stuck dominant through a system failure driving TXD low through the dominant state timer-out timer.

Feature Description (接下页)

8.3.3 RXD (Receive Output)

RXD is the interface to the processors LIN protocol controller or SCI and UART, which reports the state of the LIN bus voltage. LIN recessive (near V_{Battery}) is represented by a high level on the RXD and LIN dominant (near ground) is represented by a low level on the RXD pin. The RXD output structure is an open-drain output stage. This allows the device to be used with 3.3 V and 5 V I/O processors. If the processors RXD pin does not have an integrated pull-up, an external pull-up resistor to the processors I/O supply voltage is required. In standby mode the RXD pin is driven low to indicate a wake up request from the LIN bus.

8.3.4 V_{SUP} (Supply Voltage)

V_{SUP} is the power supply pin. V_{SUP} is connected to the battery through an external reverse battery blocking diode (See [图 26](#)). If there is a loss of power at the ECU level, the device has extremely low leakage from the LIN pin, which does not load the bus down. This is optimal for LIN systems in which some of the nodes are unpowered (ignition supplied) while the rest of the network remains powered (battery supplied).

8.3.5 GND (Ground)

GND is the device ground connection. The device can operate with a ground shift as long as the ground shift does not reduce the V_{SUP} below the minimum operating voltage. If there is a loss of ground at the ECU level, the device has extremely low leakage from the LIN pin, which does not load the bus down. This is optimal for LIN systems in which some of the nodes are unpowered (ignition supplied) while the rest of the network remains powered (battery supplied).

8.3.6 EN (Enable Input)

EN controls the operational modes of the device. When EN is high the device is in normal operating mode allowing a transmission path from TXD to LIN and from LIN to RXD. When EN is low the device is put into sleep mode and there are no transmission paths available. The device can enter normal mode only after wake up. EN has an internal pull-down resistor to endure the device remains in low power mode even if EN floats.

8.3.7 Protection Features

The TLIN1022-Q1 has several protection features.

8.3.8 TXD Dominant Time Out (DTO)

During normal mode, if TXD is inadvertently driven permanently low by a hardware or software application failure, the LIN bus is protected by the dominant state timeout timer. This timer is triggered by a falling edge on the TXD pin. If the low signal remains on TXD for longer than t_{DST} , the transmitter is disabled, thus allowing the LIN bus to return to recessive state and communication to resume on the bus. The protection is cleared and the t_{DST} timer is reset by a rising edge on TXD. The TXD pin has an internal pull-down to ensure the device fails to a known state if TXD is disconnected. During this fault, the transceiver remains in normal mode (assuming no change of stated request on EN), the transmitter is disabled, the RXD pin reflects the LIN bus and the LIN bus pull-up termination remains on.

8.3.9 Bus Stuck Dominant System Fault: False Wake Up Lockout

The TLIN1022-Q1 contains logic to detect bus stuck dominant system faults and prevents the device from waking up falsely during the system fault. Upon entering sleep mode, the device detects the state of the LIN bus. If the bus is dominant, the wake up logic is locked out until a valid recessive on the bus “clears” the bus stuck dominant, preventing excessive current use. [图 27](#) and [图 28](#) show the behavior of this protection.

Feature Description (接下页)




图 27. No Bus Fault: Entering Sleep Mode with Bus Recessive Condition and Wakeup




图 28. Bus Fault: Entering Sleep Mode with Bus Stuck Dominant Fault, Clearing, and Wakeup

8.3.10 Thermal Shutdown

The LIN transmitter is protected by limiting the current; however if the junction temperature of the device exceeds the thermal shutdown threshold, the device puts the LIN transmitter into the recessive state. Once the over temperature fault condition has been removed and the junction temperature has cooled beyond the hysteresis temperature, the transmitter is re-enabled, assuming the device remained in the normal operation mode. During this fault, the transmitter remains in normal mode (assuming no change of state request on EN), the transmitter is in recessive state, the RXD pin reflects the LIN bus and LIN bus pull-up termination remains on.

8.3.11 Under Voltage on V_{SUP}

The TLIN1022-Q1 contains a power on reset circuit to avoid false bus messages during under voltage conditions when V_{SUP} is less than UV_{SUP}.

8.3.12 Unpowered Device and LIN Bus


In automotive applications some LIN nodes in a system can be unpowered (ignition supplied) while others in the network remains powered by the battery. The TLIN1022-Q1 has a low unpowered leakage current from the bus so an unpowered node does not affect the network or load it down.

8.4 Device Functional Modes

The TLIN1022-Q1 has three functional modes of operation, normal, sleep, and standby. The next sections describe these modes as well as how the device moves between the different modes. 图 29 graphically shows the relationship while 表 1 shows the state of pins.

表 1. Operating Modes

| MODE | EN | RXD | LIN BUS TERMINATION | TRANSMITTER | COMMENT |
|---------|------|--------------|---------------------|-------------|--------------------------------------------------|
| Sleep | Low | Floating | Weak Current Pullup | Off | |
| Standby | Low | Low | 45 kΩ (typical) | Off | Wake up event detected, waiting on MCU to set EN |
| Normal | High | LIN Bus Data | 45 kΩ (typical) | Off | LIN transmission up to 20 kbps |



Copyright © 2017, Texas Instruments Incorporated

图 29. Operating State Diagram

8.4.1 Normal Mode

If the EN pin is high at power up, the device powers up in normal mode, and if in low, it powers up in standby mode. The EN pin controls the mode of the device. In normal operational mode, the receiver and transmitter are active and the LIN transmission up to the LIN specified maximum of 20 kbps is supported. The receiver detects the data stream on the LIN bus and outputs it on RXD for the LIN controller. A recessive signal on the LIN bus is a logic high and a dominate signal on the LIN bus is a logic low. The driver transmits input data from TXD to the LIN bus. Normal mode is entered as EN transitions high while the TLIN1022-Q1 is in sleep or standby mode for $> t_{MODE_CHANGE}$.

8.4.2 Sleep Mode

Sleep Mode is the power saving mode for the TLIN1022-Q1. Even with extremely low current consumption in this mode, the TLIN1022-Q1 can still wake up from LIN bus through a wake up signal or if EN is set high for $> t_{MODE_CHANGE}$. The Lin bus is filtered to prevent false wake up events. The wake up events must be active for the respective time periods (t_{LINBUS}).

Sleep mode is entered by setting EN low for longer than t_{MODE_CHANGE} .

While the device is in sleep mode, the following conditions exist.

- The LIN bus driver is disabled and the internal LIN bus termination is switched off (to minimize power loss if LIN is short circuited to ground). However, the weak current pull-up is active to prevent false wake up events in case an external connection to the LIN bus is lost.
- The normal receiver is disabled.
- EN input and LIN wake up receiver are active.

8.4.3 Standby Mode

This mode is entered whenever a wake up event occurs through LIN bus while the device is in sleep mode. The LIN bus slave termination circuit is turned on when standby mode is entered. Standby mode is signaled through a low level on RXD. See [Standby Mode Application Note](#) for more application information.

When EN is set high for longer than $t_{\text{MODE_CHANGE}}$ while the device is in standby mode, the device returns to normal mode and the normal transmission paths from TXD to LIN bus and LIN bus to RXD are enabled.

8.4.4 Wake Up Events

There are two ways to wake up from sleep mode:

- Remote wake up initiated by the falling edge of a recessive (high) to dominant (low) state transition on LIN bus where the dominant state is held for t_{LINBUS} filter time. After this t_{LINBUS} filter time has been met and a rising edge on the LIN bus going from dominant state to recessive state initiates a remote wake up event, eliminating false wake ups from disturbances on the LIN bus or if the bus is shorted to ground.
- Local wake up through EN being set high for longer than $t_{\text{MODE_CHANGE}}$.

8.4.4.1 Wake Up Request (RXD)

When the TLIN1022-Q1 encounters a wake up event from the LIN bus, RXD goes low and the device transitions to standby mode until EN is reasserted high and the device enters normal mode. Once the device enters normal mode, the RXD pin is releasing the wake up request signal and the RXD pin then reflects the receiver output from the LIN bus.

8.4.4.2 Mode Transitions

When the TLIN1022-Q1 is transitioning between modes, the device needs the time, $t_{\text{MODE_CHANGE}}$, to allow the change to fully propagate from the EN pin through the device into the new state. When transitioning from sleep or standby mode to normal mode, the transition time is the sum of $t_{\text{MODE_CHANGE}}$ and t_{NOMINT} .

9 Application and Implementation

注


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The TLIN1022-Q1 can be used as both a slave device and a master device in a LIN network. The device comes with the ability to support both remote wake up request and local wake up request.

9.2 Typical Application

The device comes with an integrated 45 kΩ pull-up resistor and series diode for slave applications. For master applications, an external 1 kΩ pull-up resistor with series blocking diode can be used. 图 30 shows the device being used in both master and slave applications.



- (1) If RXD on MCU or LIN slave has internal pullup; no external pullup resistor is needed.
- (2) If RXD on MCU or LIN slave does not have an internal pullup requires external pullup resistor.
- (3) Master node applications require an external 1 kΩ pullup resistor and serial diode.
- (4) Decoupling capacitor values are system dependent but usually have 100 nF, 1 μF and ≥10 μF

Copyright © 2017, Texas Instruments Incorporated

图 30. Typical LIN Bus

Typical Application (接下页)

9.2.1 Design Requirements

The RXD output structure is an open-drain output stage. This allows the TLIN1022-Q1 to be used with 3.3-V and 5-V I/O processor. If the RXD pin of the processor does not have an integrated pull-up, an external pull-up resistor to the processor I/O supply voltage is required. The select external pull-up resistor value should be between 1 kΩ to 10 kΩ. The V_{SUP} pin of the device should be decoupled with a 100 nF capacitor as close to the supply pin of the device as possible. The system should include 1 μF and ≥ 10 μF decoupling capacitors on V_{SUP} as per each application requirements.

9.2.2 Detailed Design Procedures

9.2.2.1 Normal Mode Application Note

When using the TLIN1022-Q1 in systems which are monitoring the RXD pin for a wake up request, special care should be taken during the mode transitions. The output of the RXD pin is indeterminate for the transition period between states as the receivers are switched. The application software should not look for an edge on the RXD pin indicating a wake up request until t_{MODE_CHANGE} when going from normal to sleep mode or t_{MODE_CHANGE} plus t_{NOMINT} when going from sleep or standby to normal mode. This is shown in 图 22

9.2.2.2 Standby Mode Application Note

If the TLIN1022-Q1 detects an under voltage on V_{SUP} the RXD pin transitions low, and signals to the software that the TLIN1022-Q1 is in standby mode and should be returned to sleep mode for the lowest power state.

9.2.2.3 TXD Dominant State Timeout Application Note

The maximum dominant TXD time allowed by the TXD dominant state time out limits the minimum possible data rate of the device. The LIN protocol has different constraints for master and slave applications thus there are different maximum consecutive dominant bits for each application case and thus different minimum data rates.

9.2.3 Application Curves

图 31 and 图 32 show the propagation delay from the TXD pin to the LIN pin for both dominant to recessive and recessive to dominant stated under lightly loaded conditions.




图 31. Dominant to Recessive Propagation




图 32. Recessive to Dominant Propagation

10 Power Supply Recommendations

The TLIN1022-Q1 was designed to operate directly off a car battery, or any other DC supply ranging from 4 V to 36 V. A 100 nF decoupling capacitor should be placed as close to the V_{SUP} pin of the device as possible.

11 Layout

In order for the PCB design to be successful, start with design of the protection and filtering circuitry. Because ESD and EFT transients have a wide frequency bandwidth from approximately 3 MHz to 3 GHz, high frequency layout techniques must be applied during PCB design. Placement at the connector also prevents these noisy events from propagating further into the PCB and system.

11.1 Layout Guidelines

- **Pin 1, 4 (RXD1/2):** The pin is an open drain outputs and require an external pull-up resistor in the range of 1 k Ω and 10 k Ω to function properly. If the microprocessor paired with the transceiver does not have an integrated pull-up, an external resistor should be placed between RXD and the regulated voltage supply for the microprocessor.
- **Pin 2, 5 (EN1/2):** EN is an input pin that is used to place the device in a low power sleep mode. If this feature is not used, the pin should be pulled high to the regulated voltage supply of the microprocessor through a series resistor, values between 1 k Ω and 10 k Ω . Additionally, a series resistor may be placed on the pinto limit current on the digital lines in the event of an over voltage fault.
- **Pin 6 (NC):** Not Connected.
- **Pin 3, 7 (TXD1/2):** The TXD pins are the transmitter input signals to the device from the processor. A series resistor can be placed to limit the input current to the device in the case of an over-voltage on this pin. A capacitor to ground can be placed close to the input pin of the device to filter noise.
- **Pin 8 (GND):** This is the ground connection for the device. This pin should be tied to the ground plane through a short trace with the use of two vias to limit total return inductance.
- **Pin 9, 13 (LIN1/2):** This pin connects to the LIN bus. For slave applications, a 220 pF capacitor to ground is implemented. For maser applications and additional series resistor, a blocking diode should be placed between the LIN pin and the V_{SUP} pin. See [图 30](#).
- **Pin 10 (V_{SUP}):** This is the supply pin for the device. A 100 nF decoupling capacitor should be placed as close to the device as possible.
- **Pin 11, 12 and 14 (NC):** Not Connected.

注

All ground and power connections should be made as short as possible and use at least two vias to minimize the total loop inductance.

11.2 Layout Example




图 33. Layout Example

12 器件和文档支持

该器件将遵循以下 LIN 标准。本系统规格中涵盖了所有核心必要内容；但是，应为这些标准提供参考，并指出和探讨所有不符之处。本文档应提供所有基本必要内容。

12.1 文档支持

12.1.1 相关文档

请参阅如下相关文档：

LIN 标准：

- ISO/DIS 17987-1.2: 道路车辆 - 本地互连网络 (LIN) - 第 1 部分：一般信息和用例定义
- ISO/DIS 17987-4.2: 道路车辆 - 本地互连网络 (LIN) - 第 4 部分：电气物理层 (EPL) 规格 12V/24V
- SAEJ2602-1: LIN 车辆网络 应用
- LIN2.0、LIN2.1、LIN2.2 和 LIN2.2A 规格

EMC 要求：

- SAEJ2962-2: TBD
- ISO 10605: 道路车辆 - 静电放电所产生电气干扰的测试方法
- ISO 11452-4:2011: 道路车辆 - 窄带辐射电磁能量所产生电气干扰的组件测试方法 - 第 4 部分：线束励磁方法
- ISO 7637-1:2015: 道路车辆 - 传导和耦合产生的电气干扰 - 第 1 部分：定义和一般注意事项
- ISO 7637-3: 道路车辆 - 传导和耦合产生的电气干扰 - 第 3 部分：沿电源线以外的其他线路通过电容式和电感式耦合进行的电气瞬态传输
- IEC 62132-4:2006: 集成电路 - 150kHz 至 1GHz 电磁抗扰度测量 - 第 4 部分：直接射频电力注入方法
- IEC 61000-4-2
- IEC 61967-4
- CISPR25

一致性测试要求：

- ISO/DIS 17987-7.2: 道路车辆 - 本地互连网络 (LIN) - 第 7 部分：电气物理层 (EPL) 一致性测试规格
- SAEJ2602-2: 车用 LIN 网络 一致性测试

12.2 接收文档更新通知

如需接收文档更新通知，请导航至 TI.com 上的器件产品文件夹。单击右上角的 [通知我](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

12.3 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商“按照原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的 [《使用条款》](#)。

TI E2E™ 在线社区 [TI 的工程师对工程师 \(E2E\) 社区](#)。此社区的创建目的在于促进工程师之间的协作。在 [e2e.ti.com](#) 中，您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

设计支持 [TI 参考设计支持](#) 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。

12.4 商标

E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

12.5 静电放电警告



ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

12.6 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

13 机械、封装和可订购信息


以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更，恕不另行通知和修订此文档。如欲获取此产品说明书的浏览器版本，请参阅左侧的导航。



D0014A

PACKAGE OUTLINE
SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:


1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
5. Reference JEDEC registration MS-012, variation AB.

EXAMPLE BOARD LAYOUT

D0014A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)


- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

D0014A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)


- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.

EXAMPLE BOARD LAYOUT

DMT0014A

VSON - 0.9 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/sluea271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

DMT0014A

VSON - 0.9 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan (2) | Lead/Ball Finish (6) | MSL Peak Temp (3) | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|---------------|--------------|-----------------|------|-------------|-------------------------|-------------------------|----------------------|--------------|-------------------------|---------|
| TLIN1022DMTRQ1 | PREVIEW | VSON | DMT | 14 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 125 | TL022 | |
| TLIN1022DMTTQ1 | PREVIEW | VSON | DMT | 14 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 125 | TL022 | |
| TLIN1022DRQ1 | ACTIVE | SOIC | D | 14 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAUAG | Level-1-260C-UNLIM | -40 to 125 | TL022 | Samples |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBsolete: TI has discontinued the production of the device.

⁽²⁾ **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

重要声明

德州仪器 (TI) 公司有权按照最新发布的 JESD46 对其半导体产品和服务进行纠正、增强、改进和其他修改，并不再按最新发布的 JESD48 提供任何产品和服务。买方在下订单前应获取最新的相关信息，并验证这些信息是否完整且是最新的。

TI 公布的半导体产品销售条款 (<http://www.ti.com/sc/docs/stdterms.htm>) 适用于 TI 已认证和批准上市的已封装集成电路产品的销售。另有其他条款可能适用于其他类型 TI 产品及服务的使用或销售。

复制 TI 数据表上 TI 信息的重要部分时，不得变更该等信息，且必须随附所有相关保证、条件、限制和通知，否则不得复制。TI 对该等复制文件不承担任何责任。第三方信息可能受到其它限制条件的制约。在转售 TI 产品或服务时，如果存在对产品或服务参数的虚假陈述，则会失去相关 TI 产品或服务的明示或暗示保证，且构成不公平的、欺诈性商业行为。TI 对此类虚假陈述不承担任何责任。

买方和在系统中整合 TI 产品的其他开发人员（总称“设计人员”）理解并同意，设计人员在设计应用时应自行实施独立的分析、评价和判断，且应全权负责并确保应用的安全性，及设计人员的应用（包括应用中使用的 TI 产品）应符合所有适用的法律法规及其他相关要求。设计人员就自己设计的应用声明，其具备制订和实施下列保障措施所需的一切必要专业知识，能够 (1) 预见故障的危险后果，(2) 监视故障及其后果，以及 (3) 降低可能导致危险的故障几率并采取适当措施。设计人员同意，在使用或分发包含 TI 产品的任何应用前，将彻底测试该等应用和和该等应用所用 TI 产品的功能而设计。

TI 提供技术、应用或其他设计建议、质量特点、可靠性数据或其他服务或信息，包括但不限于与评估模块有关的参考设计和材料（总称“TI 资源”），旨在帮助设计人员开发整合了 TI 产品的应用，如果设计人员（个人，或如果是代表公司，则为设计人员的公司）以任何方式下载、访问或使用任何特定的 TI 资源，即表示其同意仅为该等目标，按照本通知的条款使用任何特定 TI 资源。

TI 所提供的 TI 资源，并未扩大或以其他方式修改 TI 对 TI 产品的公开适用的质保及质保免责声明；也未导致 TI 承担任何额外的义务或责任。TI 有权对其 TI 资源进行纠正、增强、改进和其他修改。除特定 TI 资源的公开文档中明确列出的测试外，TI 未进行任何其他测试。

设计人员只有在开发包含该等 TI 资源所列 TI 产品的应用时，才被授权使用、复制和修改任何相关单项 TI 资源。但并未依据禁止反言原则或其他法律授予您任何 TI 知识产权的任何其他明示或默示的许可，也未授予您 TI 或第三方的任何技术或知识产权的许可，该等许可包括但不限于任何专利权、版权、屏蔽作品权或与应用 TI 产品或服务的任何整合、机器制作、流程相关的其他知识产权。涉及或参考了第三方产品或服务的信息不构成使用此类产品或服务的许可或与其相关的保证或认可。使用 TI 资源可能需要您向第三方获得对该等第三方专利或其他知识产权的许可。

TI 资源系“按原样”提供。TI 兹免除对资源及其使用作出所有其他明确或默示的保证或陈述，包括但不限于对准确性或完整性、产权保证、无屡发故障保证，以及适销性、适合特定用途和不侵犯任何第三方知识产权的任何默认保证。TI 不负责任何申索，包括但不限于因组合产品所致或与之有关的申索，也不为或对设计人员进行辩护或赔偿，即使该等产品组合已列于 TI 资源或其他地方。对因 TI 资源或其使用引起或与之有关的任何实际的、直接的、特殊的、附带的、间接的、惩罚性的、偶发的、从属或惩戒性损害赔偿，不管 TI 是否获悉可能会产生上述损害赔偿，TI 概不负责。

除 TI 已明确指出特定产品已达到特定行业标准（例如 ISO/TS 16949 和 ISO 26262）的要求外，TI 不对未达到任何该等行业标准要求而承担任何责任。

如果 TI 明确宣称产品有助于功能安全或符合行业功能安全标准，则该等产品旨在帮助客户设计和创作自己的符合相关功能安全标准和要求的的应用。在应用内使用产品的行为本身不会配有 任何安全特性。设计人员必须确保遵守适用于其应用的相关安全要求和标准而设计。设计人员不可将任何 TI 产品用于关乎性命的医疗设备，除非已由各方获得授权的管理人员签署专门的合同对此类应用专门作出规定。关乎性命的医疗设备是指出现故障会导致严重身体伤害或死亡的医疗设备（例如生命保障设备、心脏起搏器、心脏除颤器、人工心脏泵、神经刺激器以及植入设备）。此类设备包括但不限于，美国食品药品监督管理局认定为 III 类设备的设备，以及在美国以外的其他国家或地区认定为同等类别设备的所有医疗设备。

TI 可能明确指定某些产品具备某些特定资格（例如 Q100、军用级或增强型产品）。设计人员同意，其具备一切必要专业知识，可以为自己的应用选择适合的产品，并且正确选择产品的风险由设计人员承担。设计人员单方面负责遵守与该等选择有关的所有法律或监管要求。

设计人员同意向 TI 及其代表全额赔偿因其不遵守本通知条款和条件而引起的任何损害、费用、损失和/或责任。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122
Copyright © 2018 德州仪器半导体技术（上海）有限公司