











**TMUX1104** 

ZHCSIT9B - NOVEMBER 2018 - REVISED JULY 2019

# TMUX1104 5V 低泄漏电流 4:1 精密多路复用器

## 1 特性

宽电源电压范围: 1.08V 至 5.5V

• 低泄漏电流: 3pA

• 低电荷注入: 1.5pC

低导通电阻: 2Ω

• 工作温度范围: -40°C 至 +125°C

• 兼容 1.8V 逻辑电平

• 失效防护逻辑

• 轨至轨运行

• 双向信号路径

• 先断后合开关

• ESD 保护 HBM: 2000V

#### 2 应用

- 超声波扫描仪
- 患者监护和诊断
- 血糖监测仪
- 光纤网络
- 光学测试设备
- 远程无线电单元
- 有线网络
- 数据采集系统
- ATE 测试设备
- 工厂自动化和工业控制
- 可编程逻辑控制器 (PLC)
- 模拟输入模块
- 声纳接收器
- 电池监控系统

# 3 说明

TMUX1104 是精密互补金属氧化物半导体 (CMOS) 多路复用器 (MUX)。TMUX1104 提供单通道 4:1 配置。1.08V 至 5.5V 的宽电源电压工作范围 可支持 医疗设备到工业系统的大量应用。该器件可在源极 (Sx) 和漏极 (D) 引脚上支持从 GND 到 V<sub>DD</sub> 范围的双向模拟和数字信号。所有逻辑输入均具有兼容 1.8V 逻辑电平的阈值,当器件在有效电源电压范围内运行时,这些阈值可确保 TTL 和 CMOS 逻辑兼容性。失效防护逻辑 电路允许在电源引脚之前的控制引脚上施加电压,从而保护器件免受潜在的损害。


TMUX1104 是精密开关和多路复用器器件系列的一部分。这些器件具有非常低的导通和关断泄漏电流以及较低的电荷注入,因此可用于高精度测量 应用。5nA 的低电源电流和小型封装选项使其可用于便携式 应用。

#### 器件信息(1)

器件型号	封装	封装尺寸(标称值)
TMUX1104	VSSOP (10) (DGS)	3.00mm × 3.00mm
	USON (10) (DQA)	2.50mm x 1.00mm

(1) 如需了解所有可用封装,请参阅数据表末尾的封装选项附录。

## 简化电路原理图



# TMUX1104 S1 S2 D1 S3 S4 1-of-4

Decoder

Α1

A0

ΕN

方框图

 $\triangle$ 



_	
	<b>—</b> .
	70
ш	1

特性		7.10 Bandwidth	20
应用 1	8	Detailed Description	21
说明			
		8.3 Device Functional Modes	23
_		8.4 Truth Tables	23
•	9	Application and Implementation	24
		9.1 Application Information	<u>2</u> 4
		9.2 Typical Application	<u>2</u> 4
		9.4 Detailed Design Procedure	25
		9.5 Application Curve	25
, 22	10		
· <del></del>	11		
· <del></del>	• • •		
**		The state of the s	
	12		
	12		
<u> </u>			
, ,			
	40	•	
	13	机微、封装和刊订购信息	21
7.9 Crosstalk			
	説明	対別	応用


# 4 修订历史记录


注: 之前版本的页码可能与当前版本有所不同。

# 



# 5 Pin Configuration and Functions





## **Pin Functions**

	PIN	TYPE <sup>(1)</sup>	DECORPTION
NAME	DGS, DQA	ITPE\"	DESCRIPTION
A0	1	1	Address line 0. Controls the switch configuration as shown in 表 1.
S1	2	I/O	Source pin 1. Can be an input or output.
GND	3	Р	Ground (0 V) reference
S3	4	I/O	Source pin 3. Can be an input or output.
EN	5	I	Active high logic enable. When this pin is low, all switches are turned off. When this pin is high, the A[1:0] logic inputs determine which switch is turned on.
VDD	6	Р	Positive power supply. This pin is the most positive power-supply potential. For reliable operation, connect a decoupling capacitor ranging from 0.1 $\mu$ F to 10 $\mu$ F between V <sub>DD</sub> and GND.
S4	7	I/O	Source pin 4. Can be an input or output.
D	8	I/O	Drain pin. Can be an input or output.
S2	9	I/O	Source pin 2. Can be an input or output.
A1	10	1	Address line 1. Controls the switch configuration as shown in 表 1.

<sup>(1)</sup> I = input, O = output, I/O = input and output, P = power



# 6 Specifications

# 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1) (2) (3)

		MIN	MAX	UNIT
$V_{DD}$	Supply voltage	-0.5	6	V
V <sub>SEL</sub> or V <sub>EN</sub>	Logic control input pin voltage (EN, A0, A1)	-0.5	6	V
I <sub>SEL</sub> or I <sub>EN</sub>	Logic control input pin current (EN, A0, A1)	-30	30	mA
$V_S$ or $V_D$	Source or drain voltage (Sx, D)	-0.5	V <sub>DD</sub> +0.5	V
I <sub>S</sub> or I <sub>D (CONT)</sub>	Source or drain continuous current (Sx, D)	-30	30	mA
T <sub>stg</sub>	Storage temperature	-65	150	°C
T <sub>J</sub>	Junction temperature		150	°C

<sup>(1)</sup> Stresses beyond those listed under *Absolute Maximum Rating* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Condition*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.

#### 6.2 ESD Ratings

			VALUE	UNIT
V	/(ESD) Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±2000	V
V(ESD)		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	±750	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

## 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
$V_{DD}$	Positive power supply voltage	1.08	5.5	V
$V_S$ or $V_D$	Signal path input/output voltage (source or drain pin) (Sx, D)	0	$V_{DD}$	V
$V_{SEL}$ or $V_{EN}$	Logic control input pin voltage	0	5.5	V
T <sub>A</sub>	Ambient temperature	-40	125	°C

#### 6.4 Thermal Information

		TMU		
	THERMAL METRIC <sup>(1)</sup>	DGS (VSSOP)	DQA (USON)	UNIT
		10 PINS	10 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	193.9	173.0	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	83.1	99.7	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	116.5	73.5	°C/W
$\Psi_{\text{JT}}$	Junction-to-top characterization parameter	22.0	8.9	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	114.6	73.0	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

<sup>(3)</sup> All voltages are with respect to ground, unless otherwise specified.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



# 6.5 Electrical Characteristics ( $V_{DD} = 5 \text{ V} \pm 10 \text{ \%}$ )

at  $T_A = 25$ °C,  $V_{DD} = 5$  V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
ANALO	G SWITCH						
		$V_S = 0 V \text{ to } V_{DD}$	25°C		2	4	Ω
R <sub>ON</sub>	On-resistance	$I_{SD} = 10 \text{ mA}$	-40°C to +85°C			4.5	Ω
		Refer to On-Resistance	-40°C to +125°C			4.9	Ω
		$V_S = 0 \text{ V to } V_{DD}$	25°C		0.13		Ω
$\Delta R_{ON}$	On-resistance matching between channels	$I_{SD} = 10 \text{ mA}$	-40°C to +85°C			0.4	Ω
	Sharmore .	Refer to On-Resistance	-40°C to +125°C			0.5	Ω
		$V_S = 0 \text{ V to } V_{DD}$	25°C		0.85		Ω
R <sub>ON</sub> FLAT	On-resistance flatness	I <sub>SD</sub> = 10 mA	-40°C to +85°C			1.6	Ω
FLAI		Refer to On-Resistance	-40°C to +125°C			1.6	Ω
		$V_{DD} = 5 V$	25°C	-0.08	±0.005	0.08	nA
I <sub>S(OFF)</sub>	Source off leakage current <sup>(1)</sup>	Switch Off V <sub>D</sub> = 4.5 V / 1.5 V	-40°C to +85°C	-0.3		0.3	nA
'S(OFF)	Source on loakage outlonk	$V_S = 1.5 \text{ V} / 4.5 \text{ V}$ Refer to Off-Leakage Current	-40°C to +125°C	-0.9		0.9	nA
		V <sub>DD</sub> = 5 V	25°C	-0.1	±0.01	0.1	nA
	Danie a ((1)	Switch Off	-40°C to +85°C	-0.75		0.75	nA
I <sub>D(OFF)</sub>	Drain off leakage current <sup>(1)</sup>	$V_D = 4.5 \text{ V} / 1.5 \text{ V}$ $V_S = 1.5 \text{ V} / 4.5 \text{ V}$ Refer to Off-Leakage Current	-40°C to +125°C	-3.5		3.5	nA
		V <sub>DD</sub> = 5 V	25°C	-0.025	±0.003	0.025	nA
$I_{D(ON)}$	Channel on leakage current	Switch On	-40°C to +85°C	-0.3		0.3	nA
I <sub>S(ON)</sub>		$V_D = V_S = 2.5 \text{ V}$ Refer to On-Leakage Current	-40°C to +125°C	-0.95		0.95	nA
		V <sub>DD</sub> = 5 V	25°C	-0.1	±0.01	0.1	nA
$I_{D(ON)}$	Channel on leakage current	Switch On	-40°C to +85°C	-0.75		0.75	nA
I <sub>S(ON)</sub>		$V_D = V_S = 4.5 \text{ V} / 1.5 \text{ V}$ Refer to On-Leakage Current	-40°C to +125°C	-3.5		3.5	nA
LOGIC	INPUTS (EN, A0, A1)						
V <sub>IH</sub>	Input logic high		-40°C to +125°C	1.49		5.5	V
V <sub>IL</sub>	Input logic low		-40°C to +125°C	0		0.87	V
I <sub>IH</sub>	Input leakage current		25°C		±0.005		μΑ
I <sub>IH</sub> I <sub>IL</sub>	Input leakage current		-40°C to +125°C			±0.05	μΑ
C <sub>IN</sub>	Logic input capacitance		25°C		1		pF
C <sub>IN</sub>	Logic input capacitance		-40°C to +125°C			2	pF
POWER	SUPPLY						
	V supply suggest	Logic inpute CM == 5.5 M	25°C		0.005		μΑ
I <sub>DD</sub>	V <sub>DD</sub> supply current	Logic inputs = 0 V or 5.5 V	-40°C to +125°C			1	μΑ

<sup>(1)</sup> When  $\rm V_{S}$  is 4.5 V,  $\rm V_{D}$  is 1.5 V, and vice versa.



# Electrical Characteristics (V<sub>DD</sub> = 5 V ±10 %) (continued)

at  $T_A = 25$ °C,  $V_{DD} = 5$  V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
DYNAM	IC CHARACTERISTICS						
		V <sub>S</sub> = 3 V	25°C		14		ns
t <sub>TRAN</sub>	Transition time between channels	$R_L = 200 \Omega, C_L = 15 pF$	-40°C to +85°C			18	ns
		Refer to Transition Time	-40°C to +125°C			19	ns
		V <sub>S</sub> = 3 V	25°C		8		ns
t <sub>OPEN</sub>	Break before make time	$R_L = 200 \Omega, C_L = 15 pF$	-40°C to +85°C	1			ns
(BBM)		Refer to Break-Before-Make	-40°C to +125°C	1			ns
		V <sub>S</sub> = 3 V	25°C		12		ns
t <sub>ON(EN)</sub>	Enable turn-on time	$R_L = 200 \Omega, C_L = 15 pF$	-40°C to +85°C			17	ns
		Refer to t <sub>ON(EN)</sub> and t <sub>OFF(EN)</sub>	-40°C to +125°C			18	ns
		$V_S = 3 \text{ V}$	25°C		5		ns
t <sub>OFF(EN)</sub>	Enable turn-off time	$R_L = 200 \Omega, C_L = 15 pF$	-40°C to +85°C			8	ns
		Refer to t <sub>ON(EN)</sub> and t <sub>OFF(EN)</sub>	-40°C to +125°C			9	ns
$Q_C$	Charge Injection	$V_S = 1 V$ $R_S = 0 \Omega$ , $C_L = 1 nF$ Refer to Charge Injection	25°C		1.5		pC
_		$R_L = 50 \Omega$ , $C_L = 5 pF$ f = 1 MHz Refer to Off Isolation	25°C		-65		dB
O <sub>ISO</sub>	Off Isolation	$R_L = 50 \Omega$ , $C_L = 5 pF$ f = 10 MHz Refer to Off Isolation	25°C		-45		dB
.,		$R_L = 50 \Omega$ , $C_L = 5 pF$ f = 1 MHz Refer to Crosstalk	25°C		-65		dB
X <sub>TALK</sub>	Crosstalk	$R_L = 50 \Omega$ , $C_L = 5 pF$ f = 10 MHz Refer to Crosstalk	25°C		-45		dB
BW	Bandwidth	$R_L = 50 \Omega$ , $C_L = 5 pF$ Refer to Bandwidth	25°C		155		MHz
C <sub>SOFF</sub>	Source off capacitance	f = 1 MHz	25°C		6		pF
C <sub>DOFF</sub>	Drain off capacitance	f = 1 MHz	25°C		28		pF
C <sub>SON</sub> C <sub>DON</sub>	On capacitance	f = 1 MHz	25°C		35		pF



# 6.6 Electrical Characteristics ( $V_{DD} = 3.3 \text{ V} \pm 10 \%$ )

at  $T_A = 25$ °C,  $V_{DD} = 3.3$  V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
ANALO	G SWITCH						
		$V_S = 0 \text{ V to } V_{DD}$	25°C		3.7	8.8	Ω
R <sub>ON</sub>	On-resistance	I <sub>SD</sub> = 10 mA	-40°C to +85°C			9.5	Ω
		Refer to On-Resistance	-40°C to +125°C			9.8	Ω
		$V_S = 0 \text{ V to } V_{DD}$	25°C		0.13		Ω
$\Delta R_{ON}$	On-resistance matching between channels	$I_{SD} = 10 \text{ mA}$	-40°C to +85°C			0.4	Ω
	onarmers.	Refer to On-Resistance	-40°C to +125°C			0.5	Ω
_		$V_S = 0 V \text{ to } V_{DD}$	25°C		1.9		Ω
R <sub>ON</sub> FLAT	On-resistance flatness	$I_{SD} = 10 \text{ mA}$	-40°C to +85°C		2		Ω
FLAT		Refer to On-Resistance	-40°C to +125°C		2.2		Ω
		V <sub>DD</sub> = 3.3 V	25°C	-0.05	±0.001	0.05	nA
	Course off leaders assument(1)	Switch Off	-40°C to +85°C	-0.1		0.1	nA
I <sub>S(OFF)</sub>	Source off leakage current <sup>(1)</sup>	$V_D = 3 \text{ V} / 1 \text{ V}$ $V_S = 1 \text{ V} / 3 \text{ V}$ Refer to Off-Leakage Current	-40°C to +125°C	-0.5		0.5	nA
		V <sub>DD</sub> = 3.3 V	25°C	-0.1	±0.005	0.1	nA
	- (1)	Switch Off $V_D = 3 \text{ V} / 1 \text{ V}$ $V_S = 1 \text{ V} / 3 \text{ V}$ Refer to Off-Leakage Current	-40°C to +85°C	-0.5		0.5	nA
I <sub>D(OFF)</sub>	Drain off leakage current <sup>(1)</sup>		-40°C to +125°C	-2		2	nA
		V <sub>DD</sub> = 3.3 V	25°C	-0.1	±0.005	0.1	nA
$I_{D(ON)}$	Channel on leakage current	Switch On	-40°C to +85°C	-0.5		0.5	nA
I <sub>S(ON)</sub>		V <sub>D</sub> = V <sub>S</sub> = 3 V / 1 V Refer to On-Leakage Current	-40°C to +125°C	-2		2	nA
LOGIC	INPUTS (EN, A0, A1)	•					
V <sub>IH</sub>	Input logic high		-40°C to +125°C	1.35		5.5	V
V <sub>IL</sub>	Input logic low		-40°C to +125°C	0		0.8	V
I <sub>IH</sub> I <sub>IL</sub>	Input leakage current		25°C		±0.005		μΑ
I <sub>IH</sub> I <sub>IL</sub>	Input leakage current		-40°C to +125°C			±0.05	μΑ
C <sub>IN</sub>	Logic input capacitance		25°C		1		pF
C <sub>IN</sub>	Logic input capacitance		-40°C to +125°C			2	pF
POWER	SUPPLY						
	V gupply gurrent	Logic inputs – 0.1/ or F.F.1/	25°C		0.005		μΑ
I <sub>DD</sub>	V <sub>DD</sub> supply current	Logic inputs = 0 V or 5.5 V	-40°C to +125°C			1	μA

<sup>(1)</sup> When  $V_S$  is 3 V,  $V_D$  is 1 V, and vice versa.



# Electrical Characteristics ( $V_{DD}$ = 3.3 V ±10 %) (continued)

at  $T_A = 25$ °C,  $V_{DD} = 3.3$  V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
DYNAM	IC CHARACTERISTICS				15 21 22 9 1 1 1 14 21 21 7		
		V <sub>S</sub> = 2 V	25°C		15		ns
t <sub>TRAN</sub>	Transition time between channels	$R_L = 200 \Omega, C_L = 15 pF$	-40°C to +85°C			21	ns
		Refer to Transition Time	-40°C to +125°C			22	ns
		V <sub>S</sub> = 2 V	25°C		9		ns
t <sub>OPEN</sub> (BBM)	Break before make time	$R_L = 200 \Omega, C_L = 15 pF$	-40°C to +85°C	1			ns
(DDIVI)		Refer to Break-Before-Make	-40°C to +125°C	1			ns
		V <sub>S</sub> = 2 V	25°C		14		ns
$t_{ON(EN)}$	Enable turn-on time	$R_L = 200 \Omega, C_L = 15 pF$	-40°C to +85°C			21	ns
		Refer to t <sub>ON(EN)</sub> and t <sub>OFF(EN)</sub>	-40°C to +125°C			21	ns
		V <sub>S</sub> = 2 V	25°C		7		ns
t <sub>OFF(EN)</sub>	Enable turn-off time	$R_L = 200 \Omega, C_L = 15 pF$	-40°C to +85°C			9	ns
		Refer to t <sub>ON(EN)</sub> and t <sub>OFF(EN)</sub>	-40°C to +125°C			10	ns
$Q_{\mathbb{C}}$	Charge Injection	$V_S = 1 V$ $R_S = 0 \Omega$ , $C_L = 1 nF$ Refer to Charge Injection	25°C		-1.5		рС
	Off Isolation	$R_L = 50 \Omega$ , $C_L = 5 pF$ f = 1 MHz Refer to Off Isolation	25°C		-65		dB
O <sub>ISO</sub>		$R_L = 50 \Omega$ , $C_L = 5 pF$ f = 10 MHz Refer to Off Isolation	25°C		-45		dB
.,		$R_L = 50 \Omega$ , $C_L = 5 pF$ f = 1 MHz Refer to Crosstalk	25°C		-65		dB
X <sub>TALK</sub>	Crosstalk	$R_L = 50 \Omega$ , $C_L = 5 pF$ f = 10 MHz Refer to Crosstalk	25°C		-45		dB
BW	Bandwidth	$R_L = 50 \Omega$ , $C_L = 5 pF$ Refer to Bandwidth	25°C		155		MHz
C <sub>SOFF</sub>	Source off capacitance	f = 1 MHz	25°C		6		pF
C <sub>DOFF</sub>	Drain off capacitance	f = 1 MHz	25°C		28		pF
C <sub>SON</sub> C <sub>DON</sub>	On capacitance	f = 1 MHz	25°C		35		pF



# 6.7 Electrical Characteristics ( $V_{DD} = 1.8 \text{ V} \pm 10 \text{ \%}$ )

at  $T_A = 25$ °C,  $V_{DD} = 1.8$  V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
ANALO	G SWITCH						
		$V_S = 0 \text{ V to } V_{DD}$	25°C		40		Ω
R <sub>ON</sub>	On-resistance	I <sub>SD</sub> = 10 mA	-40°C to +85°C			80	Ω
		Refer to On-Resistance	-40°C to +125°C			80	Ω
		$V_S = 0 \text{ V to } V_{DD}$	25°C		0.4		Ω
$\Delta R_{ON}$	On-resistance matching between channels	I <sub>SD</sub> = 10 mA	-40°C to +85°C			1.5	Ω
	CHAINCIS	Refer to On-Resistance	-40°C to +125°C			1.5	Ω
		V <sub>DD</sub> = 1.98 V	25°C	-0.05	±0.003	0.05	nA
ı	0(1)	Switch Off	-40°C to +85°C	-0.1		0.1	nA
I <sub>S(OFF)</sub>	Source off leakage current <sup>(1)</sup>	$V_D = 1.62 \text{ V} / 1 \text{ V}$ $V_S = 1 \text{ V} / 1.62 \text{ V}$ Refer to Off-Leakage Current	-40°C to +125°C	-0.5		0.5	nA
		V <sub>DD</sub> = 1.98 V	25°C	-0.1	±0.005	0.1	nA
I <sub>D(OFF)</sub>	Drain off leakage current <sup>(1)</sup>	Switch Off	-40°C to +85°C	-0.5		0.5	nA
		$V_D = 1.62 \text{ V} / 1 \text{ V}$ $V_S = 1 \text{ V} / 1.62 \text{ V}$ Refer to Off-Leakage Current	-40°C to +125°C	-2		2	nA
		V <sub>DD</sub> = 1.98 V	25°C	-0.1	±0.005	0.1	nA
$I_{D(ON)}$	Channel on leakage current	Switch On	-40°C to +85°C	-0.5		0.5	nA
I <sub>S(ON)</sub>	·	$V_D = V_S = 1.62 \text{ V} / 1 \text{ V}$ Refer to On-Leakage Current	-40°C to +125°C	-2		2	nA
LOGIC	INPUTS (EN, A0, A1)		•				
V <sub>IH</sub>	Input logic high		-40°C to +125°C	1.07		5.5	V
V <sub>IL</sub>	Input logic low		-40°C to +125°C	0		0.68	V
I <sub>IH</sub> I <sub>IL</sub>	Input leakage current		25°C		±0.005		μΑ
I <sub>IH</sub> I <sub>IL</sub>	Input leakage current		-40°C to +125°C			±0.05	μΑ
C <sub>IN</sub>	Logic input capacitance		25°C		1		pF
C <sub>IN</sub>	Logic input capacitance		-40°C to +125°C			2	pF
POWER	SUPPLY						
I	V cumply current	Logic inputs = 0 V or 5.5 V	25°C		0.001		μΑ
I <sub>DD</sub>	V <sub>DD</sub> supply current	Logic inputs = 0 v or 5.5 v	-40°C to +125°C			0.85	μΑ

<sup>(1)</sup> When  $V_{\mbox{\scriptsize S}}$  is 1.62 V,  $V_{\mbox{\scriptsize D}}$  is 1 V, and vice versa.



# Electrical Characteristics ( $V_{DD}$ = 1.8 V ±10 %) (continued)

at  $T_A = 25$ °C,  $V_{DD} = 1.8 \text{ V}$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TA	TA MIN TYP MAX				
DYNAM	IC CHARACTERISTICS							
		V <sub>S</sub> = 1 V	25°C		28		ns	
TRAN	Transition time between channels	$R_L = 200 \Omega, C_L = 15 pF$	-40°C to +85°C			44	ns	
		Refer to Transition Time	-40°C to +125°C			44	ns	
		V <sub>S</sub> = 1 V	25°C		16		ns	
t <sub>open</sub> (BBM)	Break before make time	$R_L = 200 \Omega, C_L = 15 pF$	-40°C to +85°C	1			ns	
(DDIVI)		Refer to Break-Before-Make	-40°C to +125°C	1			ns	
		V <sub>S</sub> = 1 V	25°C		25		ns	
t <sub>ON(EN)</sub>	Enable turn-on time	$R_L = 200 \Omega, C_L = 15 pF$	-40°C to +85°C			41	ns	
		Refer to t <sub>ON(EN)</sub> and t <sub>OFF(EN)</sub>	-40°C to +125°C			41	ns	
t <sub>OFF(EN)</sub>		V <sub>S</sub> = 1 V	25°C		13		ns	
	Enable turn-off time	$R_L = 200 \Omega, C_L = 15 pF$	-40°C to +85°C			23	ns	
		Refer to t <sub>ON(EN)</sub> and t <sub>OFF(EN)</sub>	-40°C to +125°C			23	ns	
$Q_{\mathbb{C}}$	Charge Injection	$V_S = 1 V$ $R_S = 0 \Omega$ , $C_L = 1 nF$ Refer to Charge Injection	25°C		-0.5		рС	
0		$R_L = 50 \Omega$ , $C_L = 5 pF$ f = 1 MHz Refer to Off Isolation	25°C		-65		dB	
O <sub>ISO</sub>	Off Isolation	R <sub>L</sub> = 50 Ω, C <sub>L</sub> = 5 pF f = 10 MHz Refer to Off Isolation	25°C		-45		dB	
		$R_L = 50 \Omega$ , $C_L = 5 pF$ f = 1 MHz Refer to Crosstalk	25°C		-65		dB	
X <sub>TALK</sub>	Crosstalk	R <sub>L</sub> = 50 Ω, C <sub>L</sub> = 5 pF f = 10 MHz Refer to Crosstalk	25°C		<b>–</b> 45		dB	
BW	Bandwidth	$R_L = 50 \Omega$ , $C_L = 5 pF$ Refer to Bandwidth	25°C		140		MHz	
C <sub>SOFF</sub>	Source off capacitance	f = 1 MHz	25°C		6		pF	
C <sub>DOFF</sub>	Drain off capacitance	f = 1 MHz	25°C		28		pF	
C <sub>SON</sub> C <sub>DON</sub>	On capacitance	f = 1 MHz	25°C		35		pF	



# 6.8 Electrical Characteristics ( $V_{DD} = 1.2 \text{ V} \pm 10 \text{ \%}$ )

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
ANALO	G SWITCH						
		$V_S = 0 \text{ V to } V_{DD}$	25°C		70		Ω
R <sub>ON</sub>	On-resistance	$I_{SD} = 10 \text{ mA}$	-40°C to +85°C			105	Ω
		Refer to On-Resistance	-40°C to +125°C			105	Ω
		$V_S = 0 \text{ V to } V_{DD}$	25°C		0.4		Ω
$\Delta R_{ON}$	On-resistance matching between channels	I <sub>SD</sub> = 10 mA	-40°C to +85°C			1.5	Ω
	onamicis .	Refer to On-Resistance	-40°C to +125°C			1.5	Ω
		V <sub>DD</sub> = 1.32 V	25°C	-0.05	±0.003	0.05	nA
I <sub>S(OFF)</sub>	Source off looks are ourrent(1)	Switch Off V <sub>D</sub> = 1 V / 0.8 V	-40°C to +85°C	-0.1		0.1	nΑ
	Source off leakage current (1)	$V_D = 1 \text{ V / 0.8 V}$ $V_S = 0.8 \text{ V / 1 V}$ Refer to Off-Leakage Current	-40°C to +125°C	-0.5		0.5	nA
		V <sub>DD</sub> = 1.32 V	25°C	-0.1	±0.005	0.1	nA
	Drain off leakage current <sup>(1)</sup>	Switch Off	-40°C to +85°C	-0.5		0.5	nA
I <sub>D(OFF)</sub>		$V_D = 1 \text{ V} / 0.8 \text{ V}$ $V_S = 0.8 \text{ V} / 1 \text{ V}$ Refer to Off-Leakage Current	-40°C to +125°C	-2		2	nA
	Channel on leakage current	V <sub>DD</sub> = 1.32 V	25°C	-0.1	±0.005	0.1	nA
$I_{D(ON)}$		Switch On	-40°C to +85°C	-0.5		0.5	nA
I <sub>S(ON)</sub>		$V_D = V_S = 1 \text{ V} / 0.8 \text{ V}$ Refer to On-Leakage Current	-40°C to +125°C	-2		2	nA
LOGIC	INPUTS (EN, A0, A1)	-		"		1.	
V <sub>IH</sub>	Input logic high		-40°C to +125°C	0.96		5.5	V
$V_{IL}$	Input logic low		-40°C to +125°C	0		0.36	V
I <sub>IH</sub> I <sub>IL</sub>	Input leakage current		25°C		±0.005		μΑ
I <sub>IH</sub> I <sub>IL</sub>	Input leakage current		-40°C to +125°C			±0.05	μΑ
C <sub>IN</sub>	Logic input capacitance		25°C		1		pF
C <sub>IN</sub>	Logic input capacitance		-40°C to +125°C			2	pF
POWER	SUPPLY						
I	V <sub>DD</sub> supply current	Logic inputs = 0 V or 5.5 V	25°C		0.001		μΑ
I <sub>DD</sub>	v <sub>DD</sub> supply current	Logic inputs = 0 v or 5.5 v	-40°C to +125°C			0.7	μA

<sup>(1)</sup> When  $V_{\mbox{\scriptsize S}}$  is 1 V,  $V_{\mbox{\scriptsize D}}$  is 0.8 V, and vice versa.




# Electrical Characteristics ( $V_{DD}$ = 1.2 V ±10 %) (continued)

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
DYNAM	IC CHARACTERISTICS			ı		'	
		V <sub>S</sub> = 1 V	25°C		55		ns
t <sub>TRAN</sub>	Transition time between channels	$R_L = 200 \Omega, C_L = 15 pF$	-40°C to +85°C			190	ns
		Refer to Transition Time	-40°C to +125°C			190	ns
		V <sub>S</sub> = 1 V	25°C		28		ns
t <sub>OPEN</sub>	Break before make time	$R_L = 200 \Omega, C_L = 15 pF$	-40°C to +85°C	1			ns
(BBM)		Refer to Break-Before-Make	-40°C to +125°C	1			ns
		V <sub>S</sub> = 1 V	25°C		50		ns
t <sub>ON(EN)</sub>	Enable turn-on time	$R_L = 200 \Omega, C_L = 15 pF$	-40°C to +85°C			175	ns
		Refer to t <sub>ON(EN)</sub> and t <sub>OFF(EN)</sub>	-40°C to +125°C			175	ns
		V <sub>S</sub> = 1 V	25°C		35		ns
t <sub>OFF(EN)</sub>	Enable turn-off time	$R_L = 200 \Omega, C_L = 15 pF$	-40°C to +85°C			135	ns
		Refer to t <sub>ON(EN)</sub> and t <sub>OFF(EN)</sub>	-40°C to +125°C			135	ns
Q <sub>C</sub>	Charge Injection	$V_S = 1 V$ $R_S = 0 \Omega$ , $C_L = 1 nF$ Refer to Charge Injection	25°C		-0.5		рС
_	Off Isolation	$R_L = 50 \Omega$ , $C_L = 5 pF$ f = 1 MHz Refer to Off Isolation	25°C		-65		dB
O <sub>ISO</sub>		$R_L = 50 \Omega$ , $C_L = 5 pF$ f = 10 MHz Refer to Off Isolation	25°C		<b>–</b> 45		dB
V	0 11	$R_L = 50 \Omega$ , $C_L = 5 pF$ f = 1 MHz Refer to Crosstalk	25°C		-65		dB
X <sub>TALK</sub>	Crosstalk	$R_L = 50 \Omega$ , $C_L = 5 pF$ f = 10 MHz Refer to Crosstalk	25°C		-45		dB
BW	Bandwidth	$R_L = 50 \Omega$ , $C_L = 5 pF$ Refer to Bandwidth	25°C		125		MHz
C <sub>SOFF</sub>	Source off capacitance	f = 1 MHz	25°C		7		pF
C <sub>DOFF</sub>	Drain off capacitance	f = 1 MHz	25°C		32		pF
C <sub>SON</sub> C <sub>DON</sub>	On capacitance	f = 1 MHz	25°C		40		pF




# 6.9 Typical Characteristics

at  $T_A = 25$ °C,  $V_{DD} = 5$  V (unless otherwise noted)




# TEXAS INSTRUMENTS

# Typical Characteristics (接下页)





# Typical Characteristics (接下页)





#### 7 Parameter Measurement Information

#### 7.1 On-Resistance

The on-resistance of a device is the ohmic resistance between the source (Sx) and drain (D) pins of the device. The on-resistance varies with input voltage and supply voltage. The symbol  $R_{ON}$  is used to denote on-resistance. The measurement setup used to measure  $R_{ON}$  is shown in 8 18. Voltage (V) and current ( $I_{SD}$ ) are measured using this setup, and  $R_{ON}$  is computed with  $R_{ON} = V / I_{SD}$ :




图 18. On-Resistance Measurement Setup

## 7.2 Off-Leakage Current

There are two types of leakage currents associated with a switch during the off state:

- 1. Source off-leakage current
- 2. Drain off-leakage current

Source leakage current is defined as the leakage current flowing into or out of the source pin when the switch is off. This current is denoted by the symbol  $I_{S(OFF)}$ .

Drain leakage current is defined as the leakage current flowing into or out of the drain pin when the switch is off. This current is denoted by the symbol  $I_{D(OFF)}$ .

The setup used to measure both off-leakage currents is shown in \textstyle 19.




图 19. Off-Leakage Measurement Setup



#### 7.3 On-Leakage Current

Source on-leakage current is defined as the leakage current flowing into or out of the source pin when the switch is on. This current is denoted by the symbol  $I_{S(ON)}$ .

Drain on-leakage current is defined as the leakage current flowing into or out of the drain pin when the switch is on. This current is denoted by the symbol  $I_{D(ON)}$ .

Either the source pin or drain pin is left floating during the measurement.  $\boxtimes$  20 shows the circuit used for measuring the on-leakage current, denoted by  $I_{S(ON)}$  or  $I_{D(ON)}$ .




图 20. On-Leakage Measurement Setup

#### 7.4 Transition Time

Transition time is defined as the time taken by the output of the device to rise or fall 10% after the address signal has risen or fallen past the logic threshold. The 10% transition measurement is utilized to provide the timing of the device. System level timing can then account for the time constant added from the load resistance and load capacitance. 21 shows the setup used to measure transition time, denoted by the symbol treatment of the symbol treatmen




图 21. Transition-Time Measurement Setup



#### 7.5 Break-Before-Make

Break-before-make delay is a safety feature that prevents two inputs from connecting when the device is switching. The output first breaks from the on-state switch before making the connection with the next on-state switch. The time delay between the *break* and the *make* is known as break-before-make delay. 

22 shows the setup used to measure break-before-make delay, denoted by the symbol t<sub>OPEN(BBM)</sub>.




图 22. Break-Before-Make Delay Measurement Setup

# 7.6 $t_{ON(EN)}$ and $t_{OFF(EN)}$

Turn-on time is defined as the time taken by the output of the device to rise to 10% after the enable has risen past the logic threshold. The 10% measurement is utilized to provide the timing of the device. System level timing can then account for the time constant added from the load resistance and load capacitance. 23 shows the setup used to measure turn-on time, denoted by the symbol  $t_{ON(EN)}$ .

Turn-off time is defined as the time taken by the output of the device to fall to 90% after the enable has fallen past the logic threshold. The 90% measurement is utilized to provide the timing of the device. System level timing can then account for the time constant added from the load resistance and load capacitance. 图 23 shows the setup used to measure turn-off time, denoted by the symbol t<sub>OFF(EN)</sub>.




图 23. Turn-On and Turn-Off Time Measurement Setup



#### 7.7 Charge Injection

The TMUX1104 has a transmission-gate topology. Any mismatch in capacitance between the NMOS and PMOS transistors results in a charge injected into the drain or source during the falling or rising edge of the gate signal. The amount of charge injected into the source or drain of the device is known as charge injection, and is denoted by the symbol  $Q_C$ . 24 shows the setup used to measure charge injection from source (Sx) to drain (D).




图 24. Charge-Injection Measurement Setup

#### 7.8 Off Isolation

Off isolation is defined as the ratio of the signal at the drain pin (D) of the device when a signal is applied to the source pin (Sx) of an off-channel. 图 25 shows the setup used to measure, and the equation used to calculate off isolation.




图 25. Off Isolation Measurement Setup

Off Isolation = 
$$20 \cdot Log\left(\frac{V_{OUT}}{V_{S}}\right)$$
 (1)



#### 7.9 Crosstalk

Crosstalk is defined as the ratio of the signal at the drain pin (D) of a different channel, when a signal is applied at the source pin (Sx) of an on-channel. 图 26 shows the setup used to measure, and the equation used to calculate crosstalk.




图 26. Crosstalk Measurement Setup

Channel-to-Channel Crosstalk = 
$$20 \cdot Log \left( \frac{V_{OUT}}{V_{S}} \right)$$
 (2)

#### 7.10 Bandwidth

Bandwidth is defined as the range of frequencies that are attenuated by less than 3 dB when the input is applied to the source pin (Sx) of an on-channel, and the output is measured at the drain pin (D) of the device. 27 shows the setup used to measure bandwidth.




图 27. Bandwidth Measurement Setup



## 8 Detailed Description

## 8.1 Functional Block Diagram

The TMUX1104 is an 4:1, 1-channel (single-ended) multiplexer or demultiplexer. Each input is turned on or turned off based on the state of the address lines and enable pin.




图 28. TMUX1104 Functional Block Diagram

#### 8.2 Feature Description

#### 8.2.1 Bidirectional Operation

The TMUX1104 conducts equally well from source (Sx) to drain (Dx) or from drain (Dx) to source (Sx). Each channel has very similar characteristics in both directions and supports both analog and digital signals.

#### 8.2.2 Rail to Rail Operation

The valid signal path input/output voltage for TMUX1104 ranges from GND to V<sub>DD</sub>.

#### 8.2.3 1.8 V Logic Compatible Inputs

The TMUX1104 has 1.8-V logic compatible control for all logic control inputs. The logic input thresholds scale with supply but still provide 1.8-V logic control when operating at 5.5 V supply voltage. 1.8-V logic level inputs allows the TMUX1104 to interface with processors that have lower logic I/O rails and eliminates the need for an external translator, which saves both space and BOM cost. For more information on 1.8 V logic implementations refer to Simplifying Design with 1.8 V logic Muxes and Switches

#### 8.2.4 Fail-Safe Logic

The TMUX1104 supports Fail-Safe Logic on the control input pins (EN, A0, A1) allowing for operation up to 5.5 V, regardless of the state of the supply pin. This feature allows voltages on the control pins to be applied before the supply pin, protecting the device from potential damage. Fail-Safe Logic minimizes system complexity by removing the need for power supply sequencing on the logic control pins. For example, the Fail-Safe Logic feature allows the select pins of the TMUX1104 to be ramped to 5.5 V while  $V_{DD} = 0$  V. Additionally, the feature enables operation of the TMUX1104 with  $V_{DD} = 1.2$  V while allowing the select pins to interface with a logic level of another device up to 5.5 V.



# Feature Description (接下页)

#### 8.2.5 Ultra-low Leakage Current

The TMUX1104 provides extremely low on-leakage and off-leakage currents. The TMUX1104 is capable of switching signals from high source-impedance inputs into a high input-impedance op amp with minimal offset error because of the ultra-low leakage currents. 

29 shows typical leakage currents of the TMUX1104 versus temperature.




图 29. Leakage Current vs Temperature

#### 8.2.6 Ultra-low Charge Injection

The TMUX1104 has a transmission gate topology, as shown in 🗵 30. Any mismatch in the stray capacitance associated with the NMOS and PMOS causes an output level change whenever the switch is opened or closed.




图 30. Transmission Gate Topology



# Feature Description (接下页)

The TMUX1104 has special charge-injection cancellation circuitry that reduces the source-to-drain charge injection to 1.5 pC at  $V_S = 1$  V as shown in  $\boxtimes 31$ .




图 31. Charge Injection vs Source Voltage

#### 8.3 Device Functional Modes

When the EN pin of the TMUX1104 is pulled high, one of the switches is closed based on the state of the address lines. When the EN pin is pulled low, all the switches are in an open state regardless of the state of the address lines. The control pins can be as high as 5.5 V.

## 8.4 Truth Tables

表 1 show the truth tables for the TMUX1104.

表 1. TMUX1104 Truth Table

EN	A1	A0	Selected Input Connected To Drain (D) Pin
0	X <sup>(1)</sup>	X <sup>(1)</sup>	All channels are off
1	0	0	S1
1	0	1	S2
1	1	0	S3
1	1	1	S4

(1) X denotes don't care.



# 9 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 9.1 Application Information

The TMUX11xx family offers ulta-low input/output leakage currents and low charge injection. These devices operate up to 5.5 V, and offer true rail-to-rail input and output of both analog and digital signals. The TMUX1104 has a low on-capacitance which allows faster settling time when multiplexing inputs in the time domain. These features make the TMUX11xx devices a family of precision, high-performance switches and multiplexers for low-voltage applications.

## 9.2 Typical Application

₹ 32 shows a 16-bit, 4 input, multiplexed, data-acquisition system. This example is typical in industrial applications that require low distortion for precision measurements. The circuit uses the ADS8864, a 16-bit, 400-kSPS successive-approximation-resistor (SAR) analog-to-digital converter (ADC), along with a precision amplifier, and a 4 input mux.




图 32. Multiplexing Signals to External ADC

## 9.3 Design Requirements

For this design example, use the parameters listed in 表 2.

表 2. Design Parameters

PARAMETERS	VALUES			
Supply (V <sub>DD</sub> )	3.3 V			
I/O signal range	0 V to V <sub>DD</sub> (Rail to Rail)			
Control logic thresholds	1.8 V compatible			




#### 9.4 Detailed Design Procedure

The TMUX1104 can be operated without any external components except for the supply decoupling capacitors. If the desired power-up state is disabled, the enable pin should have a weak pull-down resistor and be controlled by the MCU via GPIO. All inputs being muxed to the ADC must fall within the recommend operating conditions of the TMUX1104, including signal range and continuous current. For this design with a supply of 3.3V the signal range can be 0 V to 3.3 V, and the max continuous current can be 30 mA.

The design example highlights a multiplexed data-acquisition system for highest system linearity and fast settling. The overall system block diagram is illustrated in 32. The circuit is a multichannel data-acquisition signal chain consisting of an input low-pass filter, mux, mux output buffer, SAR ADC driver, and a reference buffer. The architecture provides a cost-effective solution for fast sampling of multiple channels using a single ADC.

### 9.5 Application Curve

The TMUX1104 is capable of switching signals from high source-impedance inputs into a high input-impedance op amp with minimal offset error because of the ultra-low leakage currents.



 $T_A = 25^{\circ}C$ 

图 33. On-Leakage vs Source or Drain Voltage

## 10 Power Supply Recommendations

The TMUX1104 operates across a wide supply range of 1.08 V to 5.5 V. Do not exceed the absolute maximum ratings because stresses beyond the listed ratings can cause permanent damage to the devices.

Power-supply bypassing improves noise margin and prevents switching noise propagation from the  $V_{DD}$  supply to other components. Good power-supply decoupling is important to achieve optimum performance. For improved supply noise immunity, use a supply decoupling capacitor ranging from 0.1  $\mu$ F to 10  $\mu$ F from  $V_{DD}$  to ground. Place the bypass capacitors as close to the power supply pins of the device as possible using low-impedance connections. TI recommends using multi-layer ceramic chip capacitors (MLCCs) that offer low equivalent series resistance (ESR) and inductance (ESL) characteristics for power-supply decoupling purposes. For very sensitive systems, or for systems in harsh noise environments, avoiding the use of vias for connecting the capacitors to the device pins may offer superior noise immunity. The use of multiple vias in parallel lowers the overall inductance and is beneficial for connections to ground planes.



# 11 Layout

#### 11.1 Layout Guidelines

#### 11.1.1 Layout Information

When a PCB trace turns a corner at a 90° angle, a reflection can occur. A reflection occurs primarily because of the change of width of the trace. At the apex of the turn, the trace width increases to 1.414 times the width. This increase upsets the transmission-line characteristics, especially the distributed capacitance and self—inductance of the trace which results in the reflection. Not all PCB traces can be straight and therefore some traces must turn corners.图 34 shows progressively better techniques of rounding corners. Only the last example (BEST) maintains constant trace width and minimizes reflections.




图 34. Trace Example

Route high-speed signals using a minimum of vias and corners which reduces signal reflections and impedance changes. When a via must be used, increase the clearance size around it to minimize its capacitance. Each via introduces discontinuities in the signal's transmission line and increases the chance of picking up interference from the other layers of the board. Be careful when designing test points, throughhole pins are not recommended at high frequencies.

图 35 illustrates an example of a PCB layout with the TMUX1104. Some key considerations are:

- Decouple the V<sub>DD</sub> pin with a 0.1-μF capacitor, placed as close to the pin as possible. Make sure that the capacitor voltage rating is sufficient for the V<sub>DD</sub> supply.
- Keep the input lines as short as possible.
- Use a solid ground plane to help reduce electromagnetic interference (EMI) noise pickup.
- Do not run sensitive analog traces in parallel with digital traces. Avoid crossing digital and analog traces if possible, and only make perpendicular crossings when necessary.

#### 11.2 Layout Example




图 35. TMUX1104 Layout Example



#### 12 器件和文档支持

#### 12.1 文档支持

#### 12.1.1 相关文档

德州仪器 (TI), 《真差分 4 x 2 多路复用器、模拟前端、同步采样 ADC 电路》。

德州仪器 (TI), 《使用低 CON 多路复用器改善稳定性问题》。

德州仪器 (TI), 《使用 1.8V 逻辑多路复用器和开关简化设计》。

德州仪器 (TI), 《利用关断保护信号开关消除电源排序》。

德州仪器 (TI), 《高电压模拟多路复用器的系统级保护》。

德州仪器 (TI), 《QFN/SON PCB 连接》。

德州仪器 (TI), 《四方扁平封装无引线逻辑封装》。

#### 12.2 接收文档更新通知

要接收文档更新通知,请导航至 Tl.com.cn 上的器件产品文件夹。单击右上角的通知我 进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

#### 12.3 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.4 商标

E2E is a trademark of Texas Instruments.

#### 12.5 静电放电警告



ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。 精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

#### 12.6 Glossary

SLYZ022 — TI Glossarv.

This glossary lists and explains terms, acronyms, and definitions.

#### 13 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更,恕不另行通知,且不会对此文档进行修订。如需获取此数据表的浏览器版本,请查阅左侧的导航栏。

#### 重要声明和免责声明

TI 均以"原样"提供技术性及可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证其中不含任何瑕疵,且不做任何明示或暗示的担保,包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI产品进行设计使用。您将对以下行为独自承担全部责任: (1)针对您的应用选择合适的TI产品; (2)设计、验证并测试您的应用; (3)确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更,恕不另行通知。TI对您使用所述资源的授权仅限于开发资源所涉及TI产品的相关应用。除此之外不得复制或展示所述资源,也不提供其它TI或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等,TI对此概不负责,并且您须赔偿由此对TI及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (http://www.ti.com.cn/zh-cn/legal/termsofsale.html) 以及ti.com.cn上或随附TI产品提供的其他可适用条款的约束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址: 上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码: 200122 Copyright © 2019 德州仪器半导体技术(上海)有限公司



# PACKAGE OPTION ADDENDUM

10-Dec-2020

#### **PACKAGING INFORMATION**

www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TMUX1104DGSR	ACTIVE	VSSOP	DGS	10	2500	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	1D7	Samples
TMUX1104DQAR	ACTIVE	USON	DQA	10	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	104	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.







10-Dec-2020

PACKAGE MATERIALS INFORMATION

www.ti.com 17-Jul-2020


# TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

	Device	Package Type	Package Drawing			Reel Diameter	Reel Width	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
						(mm)	W1 (mm)						
	TMUX1104DGSR	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
ı	TMUX1104DQAR	USON	DQA	10	3000	180.0	9.5	1.18	2.68	0.72	4.0	8.0	Q1

www.ti.com 17-Jul-2020




#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TMUX1104DGSR	VSSOP	DGS	10	2500	364.0	364.0	27.0
TMUX1104DQAR	USON	DQA	10	3000	189.0	185.0	36.0



PLASTIC SMALL OUTLINE - NO LEAD




#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.





SMALL OUTLINE PACKAGE



#### NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187, variation BA.



SMALL OUTLINE PACKAGE




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### 重要声明和免责声明

TI 均以"原样"提供技术性及可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证其中不含任何瑕疵,且不做任何明示或暗示的担保,包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI产品进行设计使用。您将对以下行为独自承担全部责任: (1)针对您的应用选择合适的TI产品; (2)设计、验证并测试您的应用; (3)确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更,恕不另行通知。TI对您使用所述资源的授权仅限于开发资源所涉及TI产品的相关应用。除此之外不得复制或展示所述资源,也不提供其它TI或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等,TI对此概不负责,并且您须赔偿由此对TI及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (http://www.ti.com.cn/zh-cn/legal/termsofsale.html) 以及ti.com.cn上或随附TI产品提供的其他可适用条款的约束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址: 上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码: 200122 Copyright © 2020 德州仪器半导体技术(上海)有限公司