









SBVS127E -MARCH 2009-REVISED JULY 2017

TLC5951

TLC5951 24-Channel, 12-Bit PWM LED Driver With 7-Bit Dot Correction and 3-Group, 8-Bit Global Brightness Control

1 Features

- · 24-Channel Constant-Current Sink Output
- Current Capability: 40 mA
- Selectable Grayscale (GS) Control With PWM: 12-Bit (4096 Step), 10-Bit (1024 Step), 8-Bit (256 Step)
- Three Independent Grayscale Clocks for Three Color Groups
- Dot Correction (DC): 7-Bit (128 Step)
- Global Brightness Control (BC) for Each Color Group: 8-Bit (256 Step)
- · Auto Display Repeat Function
- Independent Data Port for GS and BC and DC Data
- Communication Path Between Each Data Port
- LED Power-Supply Voltage up to 15 V
- V_{CC} = 3 V to 5.5 V
- · Constant-Current Accuracy:
 - Channel-to-Channel = ±1.5%
 - Device-to-Device = ±3%
- CMOS Logic Level I/O
- Data Transfer Rate: 30 MHz
- 33-MHz Grayscale Control Clock
- Continuous Base LED-Open Detection (LOD)
- Continuous Base LED-Short Detection (LSD)
- Thermal Shutdown (TSD) With Auto Restart

- Grouped Delay to Prevent Inrush Current
- Operating Ambient Temperature: –40°C to 85°C
- Packages: HTSSOP-38, QFN-40

2 Applications

- Full-Color LED Displays
- · LED Signboards

3 Description


The TLC5951 device is a 24-channel, constant-current sink driver. Each channel has an individually-adjustable, 4096-step, pulse-width modulation (PWM) grayscale (GS) brightness control and 128-step constant-current dot correction (DC). The dot correction adjusts brightness deviation between channels and other LED drivers. The output channels are grouped into three groups of eight channels. Each channel group has a 256-step global brightness control (BC) function and an individual grayscale clock input.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
	HTSSOP (38)	12.50 mm × 6.20 mm		
TLC5951	VQFN (40)	6.00 × 6.00 mm		
	WQFN (40)	6.00 × 6.00 mm		

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Typical Application Circuit (Multiple Daisy-Chained TLC5951 Devices)



copyright of 2017, Toxac modulation to modificate



Table of Contents

1	Features		8.1 Pin Equivalent Input and Output Schematic Diagrams	20
3	Applications 1 Description 1	9	8.2 Test Circuits Detailed Description	20
4 5 6	Revision History 2 Description (Continued) 4 Pin Configuration and Functions 4		9.1 Overview	2
7	Specifications 6 7.1 Absolute Maximum Ratings 6	10	9.3 Feature Description	23
	7.2 ESD Ratings	10	10.1 Receiving Notification of Documentation Upda 10.2 Community Resources	tes 38
8	7.5 Electrical Characteristics	11	10.4 Electrostatic Discharge Caution	3
_			information	30

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

		Page
•	Added WQFN package to the Device Information table	1
•	Changed Typical Application Circuit diagram	1
•	Changed ordering of the OUTxy pin numbers in the Pin Functions table to match the pinout diagram	5
•	Deleted ESD rating specifications from the Absolute Maximum Ratings table	6
•	Added ESD Ratings table to the data sheet	6
•	Added Thermal Information table to the data sheet	7
•	Deleted Dissipation Ratings table from the data sheet	<mark>7</mark>
Cr	anges from Revision C (August 2013) to Revision D	Page
•	Added ΔI_{OLC5} and ΔI_{OLC6} parameters to Electrical Characteristics table	9
•	Added footnote 6 to footnote 9 in Electrical Characteristics table	
	Added 100thole 6 to 100thole 9 III Electrical Characteristics table	9
Ch	anges from Revision B (December 2009) to Revision C	
Ch		Page
_	anges from Revision B (December 2009) to Revision C	Page 7
•	anges from Revision B (December 2009) to Revision C Changed AC Characteristics, t _{WH0} and t _{WL0} parameter associated pin names	Page 7
•	anges from Revision B (December 2009) to Revision C Changed AC Characteristics, t _{WH0} and t _{WL0} parameter associated pin names Updated Figure 3.	Page 7 12 13
•	anges from Revision B (December 2009) to Revision C Changed AC Characteristics, t _{WH0} and t _{WL0} parameter associated pin names Updated Figure 3. Updated Figure 4	Page 7 12 13 15
•	anges from Revision B (December 2009) to Revision C Changed AC Characteristics, t _{WH0} and t _{WL0} parameter associated pin names Updated Figure 3. Updated Figure 4. Updated Figure 7	Page

Submit Documentation Feedback

Changes from Revision A (April 2009) to Revision B

Copyright © 2009–2017, Texas Instruments Incorporated

Page





Changed header for second column in Table 9	33
Changed description for bits 175–168, 183–176, and 191–184 in Table 13	36
nges from Original (March 2009) to Revision A Pa	ge
Changed T _{SU3} minimum specification to 40 ns in the <i>Recommended Operating Conditions</i> table	. 7
Changed V _O minimum specification to maximum specification in the <i>Recommended Operating Conditions</i> table	. 7
Changed I _{OH} minimum specification to maximum specification in the Recommended Operating Conditions table	. 7
Changed I _{OL} minimum specification to maximum specification in the Recommended Operating Conditions table	. 7
Changed I _{OLC} minimum specification to maximum specification in the Recommended Operating Conditions table	. 7
Changed f _{CLK (SCLK)} minimum specification to maximum specification in the Recommended Operating Conditions table	. 7
Changed f _{CLK} (GSCKR/G/B) minimum specification to maximum specification in the <i>Recommended Operating Conditions</i> able	. 7
Changed I _{CC2} typical value to 6 mA in the <i>Electrical Characteristics</i> table	. 8
Changed I _{CC3} typical value to 12 mA and maximum value to 27 mA in the <i>Electrical Characteristics</i> table	. 8
Changed I _{CC4} typical value to 21 mA and maximum value to 55 mA in the <i>Electrical Characteristics</i> table	. 8
Changed ΔI _{OLC2} typical value to ±1% in the <i>Electrical Characteristics</i> table	. 8
Changed ΔI _{OLC3} typical value to ±0.5% in the <i>Electrical Characteristics</i> table	. 8
Changed fourth paragraph of Maximum Constant Sink Current Value section to reference correct graph	24
Changed DC function adjustment range description to reflect proper adjustment range for each control in <i>Dot</i> Correction (DC) Function section	24
Changed brightness control to dot correction data in 288-Bit Common Shift Register section	30
Corrected number of bits contained within the DC, BC, FC, and UD shift register in the DC, BC, FC, and UD Shift Register section	32
Corrected typo about which bits are written in the DC, BC, FC, and UD Data Latch section	32
Corrected percentage of adjustment rage selected in the Dot Correction Data Latch section	32
Deleted second paragraph of Status Information Data (SID) section	34
Jpdated LOD bit = 1 condition description in the Continuous Base LOD, LSD, and TEF section	37




5 Description (Continued)


GS, DC, and BC data are accessible via a serial interface port. DC and BC can be programmed via a dedicated serial interface port.

The TLC5951 device has three error-detection circuits for LED-open detection (LOD), LED-short detection (LSD), and thermal error flag (TEF). LOD detects a broken or disconnected LED, LSD detects a shorted LED, and TEF indicates an overtemperature condition.

6 Pin Configuration and Functions



RHA and RTA Packages 40-Pin VQFN and WQFN With Exposed Thermal Pads (Top View) RHA and RTA Packages 40-Pin VQFN and WQFN With Exposed Thermal Pads (Top View)



NC = no internal connection

Pin Functions

PIN						
NAME	NO.		1/0	DESCRIPTION		
NAME	DAP	RHA, RTA				
DCSCK	37	24	I	Serial-data shift clock for the 216-bit DC, BC, FC, and UD shift register. Data present on DCSIN are shifted into the LSB of the shift register with the DCSCK rising edge. Data in the shift register are shifted toward the MSB at each DCSCK rising edge. The MSB data of the register appear on DCSOUT. The 216-bit data in the shift register are automatically copied to the DC, BC, FC, and UD data latch 3 ms to 7 ms following the last rising edge after DCSCK stops switching.		
DCSIN	38	25	I	Serial data input for the 216-bit DC, BC, FC, and UD shift register. DCSIN is connected to the LSB of the shift register.		
DCSOUT	20	6	0	Serial data output of the 216-bit shift register. DCSOUT is connected to the MSB of the shift register. Data are clocked out at the rising edge of DCSCK.		
GND	33	20	_	Power ground		
GSCKB	6	31	I	Reference clock for the GS PWM control for the BLUE LED output group. When XBLNK is high, each GSCKR rising edge increments the BLUE LED GS counter for PWM control.		
GSCKG	4	29	I	Reference clock for the GS PWM control for the GREEN LED output group. When XBLNK is high, each GSCKR rising edge increments the GREEN LED GS counter for PWM control.		



Pin Functions (continued)

	PIN					
NAME NO.		0.	1/0	DESCRIPTION		
NAME	DAP	RHA, RTA				
GSCKR	5	30	I	Reference clock for the GS pulse-width modulation (PWM) control for the RED LED output group. When XBLNK is high, each GSCKR rising edge increments the RED LED GS counter for PWM control.		
GSLAT	3	28	I	Data in the 288-bit common shift register are copied to the GS data latch or to the DC, BC, and FC data latch at the rising edge of GSLAT. The level of GSLAT at the last GSSCK before the GSLAT rising edge determines which of the two latches the data are transferred into. When GSLAT is low at the last GSSCK rising edge, all 288 bits in the common shift register are copied to the GS data latch. When GSLAT is high at the last GSSCK rising edge, bits 0–198 are copied to the DC, BC, and FC data latch and bits 199–215 are copied to the 216-bit DC, BC, FC, and UD shift register. The GSLAT rising edge for a DC, BC, FC, and UD data write must be input more than 7 ms after a data write through the DCSIN pin.		
GSSCK	2	27	I	Serial data shift clock for the 288-bit common shift register for GS, DC, BC, and FC data. Data present on GSSIN are shifted into the LSB of the shift register with the rising edge of GSSCK. Data in the shift register are shifted toward the MSB at each rising edge of GSSCK. The MSB data of the shift register appear on GSSOUT.		
GSSIN	1	26	I	Serial data input for the 288-bit common shift register for grayscale (GS), dot correction (DC), global brightness control (BC), and function control (FC) data. GSSIN is connected to the LSB of the 288-bit common shift register. This pin is internally pulled to GND with a 500-k Ω resistor.		
GSSOUT	19	5	0	Serial data output of the 288-bit common shift register. LED-open detection (LOD), LED-short detection (LSD), thermal error flag (TEF), and 199-bit data in the DC, BC, and FC data latch can be read via GSSOUT. GSSOUT is connected to the MSB of the shift register. Data are clocked out at the rising edge of GSSCK.		
IREF	34	21	I/O	A resistor connected between IREF and GND sets the maximum current for all constant-current outputs.		
NC	_	4, 7	_	No internal connection		
OUTB0- OUTB7	9, 12, 15, 18, 21, 24, 27, 30	34, 37, 40, 3, 8, 11, 14, 17	0	Constant-current outputs for the BLUE LED group. These outputs are controlled with the GSCKB clock signal. The BLUE LED group is divided into four subgroups: OUTB0 and OUTB4, OUTB1 and OUTB5, OUTB2 and OUTB6, and OUTB3 and OUTB7. Each paired output turns on or off with 24 ns (typ) time delay between other paired outputs. Multiple outputs can be tied together to increase the constant-current capability. Different voltages can be applied to each output.		
OUTG0- OUTG7	7, 10, 13, 16, 23, 26, 29, 32	32, 35, 38, 1, 10, 13, 16, 19	0	Constant-current outputs for the GREEN LED group. These outputs are controlled with the GSCKG clock signal. The GREEN LED group is divided into four subgroups: OUTG0 and OUTG4, OUTG1 and OUTG5, OUTG2 and OUTG6, and OUTG3 and OUTG7. Each paired output turns on or off with 24 ns (typ) time delay between other paired outputs. Multiple outputs can be tied together to increase the constant-current capability. Different voltages can be applied to each output.		
OUTR0- OUTR7	8, 11, 14, 17, 22, 25, 28, 31	33, 36, 39, 2, 9, 12, 15, 18	0	Constant-current outputs for the RED LED group. These outputs are controlled with the GSCKR clock signal. The RED LED group is divided into four subgroups: OUTR0 and OUTR4, OUTR1 and OUTR5, OUTR2 and OUTR6, and OUTR3 and OUTR7. Each paired output turns on or off with 24 ns (typ) time delay between other paired outputs. Multiple outputs can be tied together to increase the constant-current capability. Different voltages can be applied to each output.		
VCC	35	22	_	Power supply		
XBLNK	36	23	I	When XBLNK is low, all constant-current outputs (OUTR0–OUTR7, OUTG0–OUTG7, and OUTB0–OUTB7) are forced off. The grayscale counters for each color group are reset to 0, and the grayscale PWM timing controller is initialized. When XBLNK is high, all constant-current outputs are controlled by the grayscale PWM timing controller for each color LED. This pin is internally pulled to GND with a 500-k Ω resistor.		



7 Specifications

7.1 Absolute Maximum Ratings⁽¹⁾ (2)

Over operating ambient temperature range, unless otherwise noted.

			MIN	MAX	UNIT
V_{CC}	Supply voltage	VCC	-0.3	6	V
I _{OUT}	Output current (dc)	OUTR0-OUTR7, OUTG0-OUTG7, OUTB0-OUTB7		50	mA
V _{IN}	Input voltage range	GSSIN, GSSCK, GSLAT, GSCKR, GSCKG, GSCKB, DCSIN, DCSCK, XBLNK, IREF	-0.3	V _{CC} + 0.3	V
V		GSSOUT, DCSOUT	-0.3	$V_{CC} + 0.3$	V
V _{OUT}	Output voltage range	OUTR0-OUTR7, OUTG0-OUTG7, OUTB0-OUTB7	-0.3	16	V
T _{J(max)}	Operation junction temperature		-40	150	°C
T _{stg}	Storage temperature		-55	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±500	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

⁽²⁾ All voltage values are with respect to network ground terminal.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



7.3 Recommended Operating Conditions

At $T_A = -40$ °C to 85°C, unless otherwise noted.

	PARA	METER	MIN	NOM	MAX	UNIT
DC CHARACT	TERISTICS: V _{CC} = 3 V to 5.5 V					
V _{CC}	Supply voltage		3		5.5	V
Vo	Voltage applied to output	OUTR0-OUTR7, OUTG0-OUTG7, OUTB0-OUTB7			15	V
V _{IH}	High level input voltage		$0.7 \times V_{CC}$		V_{CC}	V
V_{IL}	Low level input voltage		GND	0.3	× V _{CC}	V
I _{OH}	High level output current	GSSOUT, DCSOUT			-1	mA
I _{OL}	Low level output current	GSSOUT, DCSOUT			1	mA
I _{OLC}	Constant output sink current	OUTR0-OUTR7, OUTG0-OUTG7, OUTB0-OUTB7			40	mA
T _A	Operating ambient temperature		-40		85	°C
TJ	Operating junction temperature		-40		125	°C
AC CHARACT	ERISTICS, V _{CC} = 3 V to 5.5 V					
f _{CLK (SCK)}	Data-shift clock frequency	GSSCK, DCSCK			30	MHz
f _{CLK} (GSCKR/G/B)	Grayscale clock frequency	GSCKR, GSCKG, GSCKB			33	MHz
t _{WH0} and t _{WL0}		GSSCK, DCSCK, GSCKR, GSCKG, GSCKB	10			ns
t _{WH1} and t _{WL1}	Pulse duration	GSLAT	30			ns
t _{WL2}		XBLNK	30			ns
t _{SU0}		$GSSIN \to GSSCK{\uparrow},DCSIN \to DCSCK{\uparrow}$	5			ns
t _{SU1}		$XBLNK\!\!\uparrow\toGSCKR\!\!\uparrow,GSCKG\!\!\uparrow,or\;GSCKB\!\!\uparrow$	10			ns
t _{SU2}		$GSLAT\!\!\uparrow\toGSSCK\!\!\uparrow$	150			ns
t _{SU3}	Setup time	GSLAT↑ for GS data → GSCKR↑, GSCKG↑, or GSCKB↑ when display timing reset mode is disabled	40			ns
t _{SU4}		GSLAT↑ for GS data → GSCKR↑, GSCKG↑, or GSCKB↑ when display timing reset mode is enabled	100			ns
t _{H0}		$GSSIN \to GSSCK \!\!\uparrow, DCSIN \to DCSCK \!\!\uparrow$	5			ns
t _{H1}	Hold time	$GSLAT\!\!\uparrow \to GSSCK\!\!\uparrow$	35			ns
t _{H2}		$GSLAT \downarrow \to GSSCK \uparrow$	5			ns

7.4 Thermal Information

<i>1</i>					
	THERMAL METRIC ⁽¹⁾	DAP (HTSSOP)	RHA (VQFN)	RTA (WQFN)	UNIT
		38 PINS	40 PINS	40 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistanceDeleted Dissipation Ratings	27.8	28	27.2	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	14.7	27.7	12.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	6.7	9.3	8.7	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.2	0.2	0.1	°C/W
ΨЈВ	Junction-to-board characterization parameter	6.8	9.3	8.6	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	0.6	1.3	0.9	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see Semiconductor and IC Package Thermal Metrics.



7.5 Electrical Characteristics

At $T_A = -40$ °C to 85°C, $V_{CC} = 3$ V to 5.5 V, and $V_{LED} = 5$ V, unless otherwise noted. Typical values are at $T_A = 25$ °C and $V_{CC} = 3.3$ V.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{OH}	High-level output voltage	At GSSOUT, DCSOUT, I _{OH} = -1 mA	V _{CC} - 0.4		V _{CC}	V
V _{OL}	Low-level output voltage	At GSSOUT, DCSOUT, I _{OL} = 1 mA			0.4	V
l _i	Input current	At GSSCK, GSLAT, DCSIN, DCSCK, GSCKR, -G, -B with V $_{\rm I}$ = V $_{\rm CC}$, At GSSIN, GSSCK, GSLAT, DCSIN, XBLNK, DCSCK, GSCKR, -G, -B with V $_{\rm I}$ = GND	-1		1	μΑ
I _{CC1}		GSSIN, GSSCK, GSLAT, DCSIN, DCSCK = low, XBLNK = low, GSCKR, -G, -B = low, $V_{OUTRn/Gn/Bn}$ = 1 V, BCR, -G, -B = FFh, DCRn, -Gn, -Bn = 7Fh with DC high adjustment range, R_{IREF} = 24 k Ω ($I_{OUTRn/Gn/Bn}$ = 2 mA target)		1	3	mA
I _{CC2}		GSSIN, GSSCK, GSLAT, DCSIN, DCSCK = low, XBLNK = low, GSCKR, -G, -B = low, $V_{OUTRn/Gn/Bn}$ = 1 V, BCR, -G, -B = FFh, DCRn, -Gn, -Bn = 7Fh with DC high adjustment range, R_{IREF} = 2.4 k Ω ($I_{OUTRn/Gn/Bn}$ = 20 mA target)		6	10	mA
I _{CC3}	Supply current	GSSIN, GSSCK, GSLAT, DCSIN, DCSCK = low, XBLNK = high, GSCKR, -G, -B = 33 MHz, $V_{OUTRn/Gn/Bn}$ = 1 V, GSRn, -Gn, -Bn = FFFh, BCR, -G, -B = FFh, DCRn, -Gn, -Bn = 7Fh with DC high adjustment range, R_{IREF} = 2.4 k Ω ($I_{OUTRn/Gn/Bn}$ = 20 mA target), auto repeat on		12	27	mA
I _{CC4}		GSSIN, GSSCK, GSLAT, DCSIN, DCSCK = low, XBLNK = high, GSCKR, -G, -B = 33 MHz, $V_{OUTRn/Gn/Bn}$ = 1 V, GSRn, -Gn, -Bn = FFFh, BCR, -G, -B = FFh, DCRn, -Gn, -Bn = 7Fh with DC high adjustment range, R_{IREF} = 1.2 k Ω ($I_{OUTRn/Gn/Bn}$ = 40 mA target), auto repeat on		21	55	mA
I _{OLC}	Constant output current	At OUTR0–OUTR7, OUTG0–OUTG7, OUTB0–OUTB7, All OUTRn, -Gn, -Bn = on, BCR, -G, -B = FFh, DCRn, -Gn, -Bn = 7Fh with DC high adjustment range, $V_{\text{OUTRn/Gn/Bn}} = 1 \text{ V, } V_{\text{OUTfix}} = 1 \text{ V, } R_{\text{IREF}} = 1.2 \text{ k}\Omega \left(I_{\text{OUTRn/Gn/Bn}} = 40 \text{ mA target} \right)$	35	40	45	mA
I _{OLKG}	Leakage output current	At OUTR0–OUTR7, OUTG0–OUTG7 and OUTB0–OUTB7, XBLNK = low, $V_{OUTRn/Gn/Bn} = V_{OUTfix} = 15$ V, $R_{IREF} = 1.2$ k Ω			0.1	μΑ
Δl _{OLC}	Constant-current error ⁽¹⁾ (channel-to-channel in same color group)	At OUTR0–OUTR7, OUTG0–OUTG7 and OUTB0–OUTB7, All OUTRn, -Gn, -Bn = on, BCR, -G, -B = FFh, DCRn, -Gn, -Bn = 7Fh with DC high adjustment range, $V_{\text{OUTRn/Gn/Bn}} = 1 \text{ V, } V_{\text{OUTfix}} = 1 \text{ V,} \\ R_{\text{IREF}} = 1.2 \text{ k}\Omega \left(I_{\text{OUTRn/Gn/Bn}} = 40 \text{ mA target}\right)$		±1.5%	±4%	
ΔI _{OLC1}	Constant-current error ⁽²⁾ (color group to color group in same device)	At OUTR0–OUTR7, OUTG0–OUTG7 and OUTB0–OUTB7, All OUTRn, -Gn, -Bn = on, BCR, -G, -B = FFh, DCRn, -Gn, -Bn = 7Fh with DC high adjustment range, $V_{OUTRn/Gn/Bn} = 1 \text{ V, } V_{OUTfix} = 1 \text{ V, } R_{IREF} = 1.2 \text{ k}\Omega \left(I_{OUTRn/Gn/Bn} = 40 \text{ mA target}\right)$		±1%	±3%	

(1) The deviation of each output in the same color group from the average of the same color group (OUTR0-OUTR7, OUTG0-OUTG7, or

$$\Delta \text{ (\%)} = \left[\frac{I_{\text{OUTXn}} \text{ (N = 0-7)}}{\frac{(I_{\text{OUTX0}} + I_{\text{OUTX1}} + \dots + I_{\text{OUTX6}} + I_{\text{OUTX7}})}{8}} - 1 \right] \times 100$$

OUTB0–OUTB7) constant current. The deviation is calculated by the formula where (X = R, G, or B; n = 0–7).

(2) The deviation of each color group in the same device from the average of all constant current. The deviation is calculated by the formula

$$\Delta \text{ (\%)} = \left[\frac{\frac{(I_{\text{OUTX0}} + I_{\text{OUTX1}} + \dots + I_{\text{OUTX6}} + I_{\text{OUTX7}})}{8}}{\frac{(I_{\text{OUTR0}} + \dots + I_{\text{OUTR7}} + I_{\text{OUTG0}} + \dots + I_{\text{OUTB0}} + \dots + I_{\text{OUTB7}})}{24}} - 1 \right] \times 100$$
, where (X = R, G, or B).



Electrical Characteristics (continued)

At $T_A = -40$ °C to 85°C, $V_{CC} = 3$ V to 5.5 V, and $V_{LED} = 5$ V, unless otherwise noted. Typical values are at $T_A = 25$ °C and V_{CC} = 3.3 V.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ΔI _{OLC2}	Constant-current error ⁽³⁾ (device to device)	At OUTR0–OUTR7, OUTG0–OUTG7 and OUTB0–OUTB7, All OUTRn, -Gn, -Bn = on, BCR, -G, -B = FFh, DCRn, -Gn, -Bn = 7Fh with DC high adjustment range, $V_{OUTRn/Gn/Bn} = 1 \text{ V}, V_{OUTfix} = 1 \text{ V}, \\ R_{IREF} = 1.2 \text{ k}\Omega \left(I_{OUTRn/Gn/Bn} = 40 \text{ mA target}\right)$		±1%	±6%	
ΔI _{OLC3}	Line regulation ⁽⁴⁾	At OUTR0–OUTR7, OUTG0–OUTG7 and OUTB0–OUTB7, All OUTRn, -Gn, -Bn = on, BCR, -G, -B = FFh, DCRn, -Gn, -Bn = 7Fh with DC high adjustment range, $V_{OUTRn/Gn/Bn} = 1 \text{ V}, V_{OUTfix} = 1 \text{ V}, \\ R_{IREF} = 1.2 \text{ k}\Omega \left(I_{OUTRn/Gn/Bn} = 40 \text{ mA target}\right)$		±0.5	±2	%/V
ΔI_{OLC4}	Load regulation ⁽⁵⁾	At OUTR0–OUTR7, OUTG0–OUTG7 and OUTB0–OUTB7, All OUTRn, -Gn, -Bn = on, BCR, -G, -B = FFh, DCRn, -Gn, -Bn = 7Fh with DC high adjustment range, $V_{OUTRn/Gn/Bn} = 1 \text{ V}, V_{OUTfix} = 1 \text{ V}, \\ R_{IREF} = 1.2 \text{ k}\Omega \left(I_{OUTRn/Gn/Bn} = 40 \text{ mA target} \right)$		±1	±3	%/V
ΔI_{OLC5}	Constant-current error ⁽⁶⁾⁽⁷⁾ (channel-to-channel in same device)	At OUTR0–OUTR7, OUTG0–OUTG7, and OUTB0–OUTB7, All OUTRn, -Gn, -Bn = On, BCR, -G, -B = FFh, DCRn, -Gn, -Bn = 7Fh with DC high adjustment range, $V_{OUTRn/Gn/Bn} = 0.5 \text{ V, } T_A = 25 ^{\circ}\text{C,} \\ R_{IREF} = 9.6 \text{ k}\Omega \left(I_{OUTRn/Gn/Bn} = 5 \text{ mA target} \right)$			10%	
ΔI_{OLC6}	Constant-current error ⁽⁷⁾⁽⁸⁾⁽⁹⁾ (device-to-device)	At OUTR0–OUTR7, OUTG0–OUTG7, and OUTB0–OUTB7, All OUTRn, -Gn, -Bn = On, BCR, -G, -B = FFh, DCRn, -Gn, -Bn = 7Fh with DC high adjustment range, $V_{OUTRn/Gn/Bn} = 0.5 \text{ V, } T_A = 25 ^{\circ}\text{C,} \\ R_{IREF} = 9.6 \text{ k}\Omega \left(I_{OUTRn/Gn/Bn} = 5 \text{ mA target} \right)$			12%	

The deviation of the constant-current average from the ideal constant-current value. The deviation is calculated by the formula

$$\Delta \text{ (\%)} = \frac{\left(\frac{|O_{\text{UTR0}}^{+} \cdots + |O_{\text{UTR7}}^{+} + |O_{\text{UTG0}}^{+} \cdots + |O_{\text{UTB0}}^{+} + \cdots + |O_{\text{UTB1}}^{+}|}{24} - \text{(Ideal Output Current)}\right)}{|\text{Ideal Output Current}|} \times 100$$

$$\begin{split} & I_{\text{OUT}(\text{IDEAL, mA})} = 40 \times \left(\frac{1.20}{R_{\text{IREF}} \left(\Omega \right)} \right) \\ & \left(\frac{I_{\text{OUTXn}} \text{ at V}_{\text{CC}} = 5.5 \text{ V} \right) - \left(I_{\text{OUTXn}} \text{ at V}_{\text{CC}} = 3.0 \text{ V} \right)}{\left(I_{\text{OUTXn}} \text{ at V}_{\text{CC}} = 3.0 \text{ V} \right)} \right) \times \frac{100}{5.5 \text{ V} - 3 \text{ V}}, \text{ where } (X = R, G, \text{ or B; } n = 0-7). \\ & \left(\frac{I_{\text{OUTXn}} \text{ at V}_{\text{OUTXn}} = 3 \text{ V} \right) - \left(I_{\text{OUTXn}} \text{ at V}_{\text{OUTXn}} = 1 \text{ V} \right)}{\left(I_{\text{OUTXn}} \text{ at V}_{\text{OUTXn}} = 1 \text{ V} \right)} \right) \times \frac{100}{3 \text{ V} - 1 \text{ V}}, \text{ where } (X = R, G, \text{ or B; } n = 0-7). \end{split}$$
Ideal current is calculated by the formula Line regulation is calculated by

Load regulation is calculated by The deviation of the maximum of all 24 channels from the minimum of all 24 channels of the same device. The deviation is calculated by

$$\Delta \text{ (\%)} = \frac{\text{Max } (I_{\text{OUT24}}) - \text{Min } (I_{\text{OUT24}})}{\underbrace{(I_{\text{OUT}}R0 + ... + I_{\text{OUT}}R7 + I_{\text{OUT}}G0 + ... + I_{\text{OUT}}G7 + I_{\text{OUT}}B0 + ... + I_{\text{OUT}}B7)}_{\text{OUT}}}$$

- Applicable only to QFN-40 package.
- The deviation of the maximum of all 24 channels of 30 devices from the minimum of all 24 channels of 30 devices. The deviation is calculated by Max [I_{OUT}D1 (24 Ch), I_{OUT}D2 (24 Ch)...I_{OUT}D30 (24 Ch)] - Min [I_{OUT}D1 (24 Ch), I_{OUT}D2 (24 Ch)...I_{OUT}D30 (24 Ch)] Average [I_{OUT}D1 (24 Ch), I_{OUT}D2 (24 Ch)...I_{OUT}D30 (24 Ch)]

Not production tested, verified by characterization.



Electrical Characteristics (continued)

At $T_A = -40$ °C to 85°C, $V_{CC} = 3$ V to 5.5 V, and $V_{LED} = 5$ V, unless otherwise noted. Typical values are at $T_A = 25$ °C and $V_{CC} = 3.3$ V.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
T _{TEF}	Thermal error flag threshold (10)	Junction temperature	150	163	175	°C
T _{HYS}	Thermal error flag hysteresis (10)	Junction temperature	5	10	20	°C
V _{LOD}	LED open-detection threshold	All OUTRn, -Gn, -Bn = on	0.2	0.25	0.3	V
V _{LSD}	LED short-detection threshold	All OUTRn, -Gn, -Bn = on	2.4	2.5	2.6	V
V _{IREF}	Reference voltage output	$R_{IREF} = 1.2 \text{ k}\Omega$	1.17	1.2	1.23	V
R _{PDWN}	Pulldown resistor	At XBLNK, GSSIN	250	500	750	kΩ

⁽¹⁰⁾ Not tested; specified by design.


7.6 Switching Characteristics


At $T_A = -40^{\circ}\text{C}$ to 85°C, $V_{CC} = 3$ V to 5.5 V, $C_L = 15$ pF, $R_L = 100~\Omega$, $R_{IREF} = 1.2~k\Omega$, and $V_{LED} = 5$ V, unless otherwise noted. Typical values are at $T_A = 25^{\circ}\text{C}$ and $V_{CC} = 3.3$ V.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{R0}		GSSOUT, DCSOUT		6	15	ns
t _{R1}	Rise time	OUTR0-OUTR7, OUTG0-OUTG7, OUTB0-OUTB7, with BCR, -G, -B = FFh and DCRn, -Gn, -Bn = 7Fh with DC high adjustment range		10	30	ns
t _{F0}		GSSOUT, DCSOUT		6	15	ns
t _{F1}	Fall time	OUTR0-OUTR7, OUTG0-OUTG7, OUTB0-OUTB7, with BCR, -G, -B = FFh and DCRn, -Gn, -Bn = 7Fh with dc high adjustment range		10	30	ns
t _{D0}		GSSCK↑ to GSSOUT, DCSCK↑ to DCSOUT		15	25	ns
t _{D1}		GSLAT↑ to GSSOUT		50	100	ns
t _{D2}		XBLNK↓ to OUTR0, OUTG0, OUTB0, OUTR4, OUTG4, OUTB4 off		20	40	ns
t _{D3}		GSCKR, -G, -B↑ to OUTR0/G0/B0, OUTR4/G4/B4 on, with BCR, -G, -B = FFh and DCRn, -Gn, -Bn = 7Fh with DC high adjustment range	5	18	40	ns
t _{D4}		GSCKR, -G, -B↑ to OUTR1/G1/B1, OUTR5/G5/B5 on, with BCR, -G, -B = FFh and DCRn, -Gn, -Bn = 7Fh with DC high adjustment range	20	42	73	ns
t _{D5}	Propagation delay	GSCKR, -G, -B↑ to OUTR2/G2/B2, OUTR6/G6/B6 on, with BCR, -G, -B = FFh and DCRn, -Gn, -Bn = 7Fh with DC high adjustment range	35	66	106	ns
t _{D6}		GSCKR, -G, -B↑ to OUTR3/G3/B3, OUTR7/G7/B7 on, with BCR, -G, -B = FFh and DCRn, -Gn, -Bn = 7Fh with DC high adjustment range	50	90	140	ns
t _{D7}		Internal latch pulse generation delay from DCSCK	3	5	7	ms
t _{D8}		GSLAT↑ to $I_{OUTRn/Gn/Bn}$ changing by dot correction control (control data are $0Ch \rightarrow 72h$ or $72h \rightarrow 0Ch$ with dc high adjustment range), BCR, -G, -B = FFh		30	50	ns
t _{D9}		GSLAT↑ to I _{OUTRn/Gn/Bn} changing by global brightness control (control data are 19h ≥ E6h or E6h ≥ 19h with DCRn, -Gn, -Bn = 7Fh with DC high adjustment range)		100	300	ns
t _{ON_ERR}	Output on-time error, tout_on - t _{GSCKR/G/B} ⁽¹⁾	GS _{DATA} = 001h, GSCKR, -G, -B = 33 MHz, with BCR, -G, -B = FFh and DCRn, -Gn, -Bn = 7Fh with DC high adjustment range	-15		5	ns

⁽¹⁾ Output on-time error (t_{ON_ERR}) is calculated by the formula t_{ON_ERR} (ns) = t_{OUT_ON} - t_{GSCKR/G/B}. t_{OUT_ON} indicates the actual on-time of the constant current driver. t_{GSCKR} is the period of GSCKR, t_{GSCKG} is the period of GSCKG, and t_{GSCKB} is the period of GSCKB.








(1) Input-pulse rise and fall times are 1 ns to 3 ns.

Figure 1. Input Timing



(2) Input-pulse rise and fall times are 1 ns to 3 ns.

Figure 2. Output Timing






Figure 3. Grayscale Data-Write Timing

Submit Documentation Feedback

Copyright © 2009–2017, Texas Instruments Incorporated






Figure 4. Dot Correction, Global Brightness Control, Function Control, and User-Defined Data-Write Timing From GS Data Path






Figure 5. Dot Correction, Global Brightness Control, and Function Control Data-Write Timing From DC Data Path





Figure 6. Status Information Data-Read Timing

Submit Documentation Feedback



7.7 Typical Characteristics

at $T_A = 25^{\circ}\text{C}$ and $V_{\text{CC}} = 3.3 \text{ V}$, unless otherwise noted




Copyright © 2009–2017, Texas Instruments Incorporated

Submit Documentation Feedback

TEXAS INSTRUMENTS

Typical Characteristics (continued)

at $T_A = 25$ °C and $V_{CC} = 3.3$ V, unless otherwise noted







Figure 13. Constant-Current Error vs Ambient Temperature (Channel-to-Channel, Red Color)

Figure 14. Constant-Current Error vs Ambient Temperature (Channel-to-Channel, Green Color)







Figure 15. Constant-Current Error vs Ambient Temperature (Channel-to-Channel, Blue Color)

Figure 16. Constant-Current Error vs Output (Channel-to-Channel, Red Color)







Figure 17. Constant-Current Error vs Output (Channel-to-Channel, Green Color)

Figure 18. Constant-Current Error vs Output (Channel-to-Channel, Blue Color)



Typical Characteristics (continued)

at $T_A = 25$ °C and $V_{CC} = 3.3$ V, unless otherwise noted







Figure 19. Constant-Current Error vs Output (Channel-to-Channel, Red Color)

Figure 20. Constant-Current Error vs Output (Channel-to-Channel, Green Color)







Figure 21. Constant-Current Error vs Output (Channel-to-Channel, Blue Color)

Figure 22. Constant-Current Error vs Output (Channel-to-Channel, Red Color)







Figure 23. Constant-Current Error vs Output (Channel-to-Channel, Green Color)

Figure 24. Constant-Current Error vs Output (Channel-to-Channel, Blue Color)

TEXAS INSTRUMENTS

Typical Characteristics (continued)

at $T_A = 25$ °C and $V_{CC} = 3.3$ V, unless otherwise noted







Figure 25. Constant-Current Error vs Output (Channel-to-Channel, Red Color)

Figure 26. Constant-Current Error vs Output (Channel-to-Channel, Green Color)







Figure 27. Constant-Current Error vs Output (Channel-to-Channel, Blue Color)

Figure 28. Dot Correction Linearity (I_{OLCMax} With Upper Range)






Figure 29. Dot Correction Linearity (I_{OLCMax} With Lower Range)

Figure 30. Dot Correction Linearity (I_{OLCMax} With Upper And Lower Range)


Product Folder Links: *TLC5951*

18



Typical Characteristics (continued)

at $T_A = 25$ °C and $V_{CC} = 3.3$ V, unless otherwise noted






Figure 31. Global Brightness Control Linearity (I_{OLCMax} With Upper Range)

Figure 32. Global Brightness Control Linearity (Ambient Temperature With Upper Range)




Figure 33. Constant-Current Output-Voltage Waveform


Copyright © 2009–2017, Texas Instruments Incorporated

Product Folder Links: *TLC5951*





8 Parameter Measurement Information

8.1 Pin Equivalent Input and Output Schematic Diagrams



8.2 Test Circuits





(1) X = R, G, or B; n = 0-7.

Figure 40. Constant-Current Test Circuit for OUTRn, -Gn, -Bn



9 Detailed Description

9.1 Overview


The TLC5951 device is a 24-channel, constant-current sink driver. Each channel has an individually-adjustable, 4096-step, pulse-width modulation (PWM) grayscale (GS) brightness control and 128-step constant-current dot correction (DC). The dot correction adjusts brightness deviation between channels and other LED drivers. The output channels are grouped into three groups of eight channels. Each color group has a 256-step global brightness control (BC) function and an individual grayscale clock input. GS, DC, and BC data are accessible via a serial interface port. DC and BC can be programmed via a dedicated serial interface port.

The TLC5951 has a 40-mA current capability. One external resistor determines the maximum current limit that applies to all channels.

The TLC5951 device has three error-detection circuits for LED-open detection (LOD), LED-short detection (LSD), and thermal error flag (TEF). LOD detects a broken or disconnected LED, LSD detects a shorted LED, and TEF indicates an overtemperature condition.



9.2 Functional Block Diagram




Submit Documentation Feedback



9.3 Feature Description

9.3.1 Thermal-Shutdown and Thermal-Error Flags

The thermal shutdown (TSD) function turns off all constant-current outputs on the device when the junction temperature (T_J) exceeds the threshold $(T_{TEF} = 163^{\circ}C, typ)$ and sets the thermal error flag (TEF) to 1. All outputs are latched off when TEF is set to 1 and remain off until the next grayscale cycle after XBLNK goes high and the junction temperature drops below $(T_{TEF} - T_{HYST})$. TEF remains as 1 until GSLAT is input with low temperature. TEF is set to 0 once the junction temperature drops below $(T_{TEF} - T_{HYST})$, but the output does not turn on until the first GSCKR, -G, or -B in the next display period even if TEF is set to 0.



(1) An internal signal also works to turn the constant outputs, the same as the XBLNK input. The internal blank signal is generated at the rising edge of the GSLAT input signal for GS data with the display-timing reset enabled. Also, the signal is generated at the 4096th GSCKR, -G, or -B when auto repeat mode is enabled. XBLNK can be connected to VCC when the display timing reset or auto repeat is enabled.

Figure 41. TEF and TSD Timing

9.3.2 Noise Reduction

Large surge currents may flow through the device and the board on which the device is mounted if all 24 outputs turn on simultaneously at the start of each grayscale cycle. These large current surges could induce detrimental noise and electromagnetic interference (EMI) into other circuits. The TLC5951 device turns the outputs on in a series delay for each group independently to provide a circuit soft-start feature. The output current sinks are grouped into four groups in each color group. For example, for the RED color output, the first grouped outputs that are turned on or off are OUTR0 and OUTR4. The second grouped outputs that are turned on or off are OUTR1 and OUTR5. The third grouped outputs are OUTR2 and OUTR6, and the fourth grouped outputs are OUTR3 and OUTR7. Each grouped output is turned on and off sequentially with a small delay between groups. However, each color output on and off is controlled by the color grayscale clock.

9.4 Device Functional Modes

9.4.1 Maximum Constant Sink-Current Value

The TLC5951 maximum constant sink-current value for each channel, I_{OLCMax} , is determined by an external resistor, R_{IRFF} , placed between R_{IRFF} and GND. The R_{IRFF} resistor value is calculated with Equation 1.



Device Functional Modes (continued)

$$R_{IREF} (k\Omega) = \frac{V_{IREF} (V)}{I_{OLCMax} (mA)} \times 40$$

where:

(1)

 I_{OLCMax} is the largest current for each output. Each output sinks the I_{OLCMax} current when it is turned on, the dot correction is set to the maximum value of 7Fh (127d), and the global brightness control data are set to the maximum value of FFh (255d). Each output sink current can be reduced by lowering the output dot correction or brightness control value.

 R_{IREF} must be between 1.2 k Ω and 24 k Ω to keep I_{OLCMax} between 40 mA (typ) and 2mA (typ); the output may be unstable when I_{OLCMax} is set lower than 2 mA. Output currents lower than 2 mA can be achieved by setting I_{OLCMax} to 2 mA or higher and then using dot correction and global brightness control to lower the output current.

Figure 7 and Table 1 show the constant sink current versus external resistor, R_{IREF} , characteristics. Multiple outputs can be tied together to increase the constant-current capability. Different voltages can be applied to each output.

Table 1. Maximum Constant-Current Output Versus External Resistor Value

I _{OLCMax} (mA, Typical)	R _{IREF} (kΩ)
40	1.2
35	1.371
30	1.6
25	1.92
20	2.4
15	3.2
10	4.8
5	9.6
2	24

9.4.2 Dot Correction (DC) Function

The TLC5951 device has the capability to adjust the output current of each channel (OUTR0–OUTR7, OUTG0–OUTG7, and OUTB0–OUTB7) individually. This function is called dot correction (DC). The DC function allows the brightness and color deviations of LEDs connected to each output to be individually adjusted. Each output DC is programmed with a 7-bit word for each channel output. Each channel output current is adjusted in 128 steps within one of two adjustment ranges. The dot-correction high-adjustment range allows the output current to be adjusted from 33.3% to 100% of the maximum output current, I_{OLCMax}. The dot-correction-low adjustment range allows the output current to be adjusted from 0% to 66.7% of I_{OLCMax}. The range control bits in the function control latch select the high or low adjustment range. Equation 2 and Equation 3 calculate the actual output current as a function of R_{IREF}, DC value, adjustment range, and brightness control value. There are three range control bits that control the DC adjustment range for three groups of outputs: OUTR0–OUTR7, OUTG0–OUTG7, and OUTB0–OUTB7. DC data are programmed into the TLC5951 device via the serial interface.

When the device is powered on, the DC data in the 216-bit common shift register and data latch contain random data. Therefore, DC data must be written to the DC latch before turning the constant-current output on. Additionally, XBLNK should be low when the device turns on to prevent the outputs from turning on before the proper grayscale values can be written. All constant-current outputs are off when XBLNK is low.



9.4.3 Global Brightness Control (BC) Function

The TLC5951 device has the capability to adjust the output current of each color group simultaneously. This function is called global brightness control (BC). The global brightness control for each of the three color groups, (OUTR0–OUTR7, OUTG0–OUTG7, and OUTB0–OUTB7), is programmed with a separate 8-bit word. The BC of each group is adjusted with 256 steps from 0% to 100%. 0% corresponds to 0 mA. 100% corresponds to the maximum output current programmed by R_{IREF} and each output DC value. Note that even though the BC values for all color groups are identical, the output currents can be different if the DC values are different. Equation 2 and Equation 3 calculates the actual output current as a function of R_{IREF} , the DC adjustment range, and the brightness control value. BC data are programmed into the TLC5951 device via the serial interface.

When the device is powered on, the BC data in the 216-bit common shift register and data latch contain random data. Therefore, BC data must be written to the BC latch before turning the constant-current output on. Additionally, XBLNK should be low when the device turns on to prevent the outputs from turning on before the proper grayscale values can be written. All constant-current outputs are off when XBLNK is low.

Equation 2 determines the output sink current for each color group when the dot-correction high-adjustment range is chosen.

$$I_{OUT} (mA) = \left[\frac{1}{3} I_{OLCMax} (mA) + \frac{2}{3} I_{OLCMax} (mA) \times \left[\frac{DC}{127} \right] \right] \times \left[\frac{BC}{255} \right]$$
(2)

Equation 3 determines the output sink current for each color group when the dot-correction low-adjustment range is chosen.

$$I_{OUT}$$
 (mA) = $\left[\frac{2}{3}I_{OLCMax}$ (mA) $\times \left[\frac{DC}{127}\right]\right] \times \left[\frac{BC}{255}\right]$

where:

- I_{OLCMax} = the maximum channel current for each channel determined by R_{IREF}
- DC = the decimal dot correction value for the output. This value ranges between 0 and 127.
- BC = the decimal brightness control value for the output color group. This value ranges between 0 and 255. (3)

Table 2. Output Current vs DC Data and I_{OLCMax} With Dot-Correction High-Adjustment Range (BC Data = FFh)

DC DATA (Binary)	DC DATA (Decimal)	DC DATA (Hex)	BC DATA (Hex)	PERCENTAGE OF I _{OLCMax} (%)	I _{OUT} , mA (I _{OLCMax} = 40 mA)	I _{OUT} , mA (I _{OLCMax} = 2 mA)
000 0000	0	00	FF	33.3	13.33	0.67
000 0001	1	01	FF	33.9	13.54	0.68
000 0010	2	02	FF	34.4	13.75	0.69
_	_	_	_	_	_	_
111 1101	125	7D	FF	99	39.58	1.98
111 1110	126	7E	FF	99.5	39.79	1.99
111 1111	127	7F	FF	100	40	2



Table 3. Output Current vs DC Data and I_{OLCMax} With Dot-Correction Low-Adjustment Range (BC Data = FFh)

DC DATA (Binary)	DC DATA (Decimal)	DC DATA (Hex)	BC DATA (Hex)	PERCENTAGE OF I _{OLCMax} (%)	I _{OUT} , mA (I _{OLCMax} = 40 mA)	I _{OUT} , mA (I _{OLCMax} = 2 mA)
000 0000	0	00	FF	0	0	0
000 0001	1	01	FF	0.5	0.21	0.01
000 0010	2	02	FF	1	0.42	0.01
_	_	_	_	_	_	_
111 1101	125	7D	FF	65.6	26.25	1.31
111 1110	126	7E	FF	66.1	26.46	1.32
111 1111	127	7F	FF	66.7	26.67	1.33

Table 4. Output Current Versus Bc Data and I_{OLCMax} With Dot Correction High Adjustment Range (DC Data = 7fh)

BC DATA (Binary)	BC DATA (Decimal)	BC DATA (Hex)	DC DATA (Hex)	PERCENTAGE OF I _{OLCMax} (%)	I _{OUT} , mA (I _{OLCMax} = 40 mA)	I _{OUT} , mA (I _{OLCMax} = 2 mA)
000 0000	0	00	7F	0	0	0
000 0001	1	01	7F	0.4	0.16	0.01
000 0010	2	02	7F	0.8	0.31	0.02
_	_	_	_	_	_	_
111 1101	253	FD	7F	99.2	39.69	1.98
111 1110	254	FE	7F	99.6	39.84	1.99
111 1111	255	FF	7F	100	40	2

Table 5. Output Current vs BC Data, DC Data, and I_{OLCMax} With Dot-Correction High-Adjustment Range

BC DATA (Hex)	BC DATA (Decimal)	DC DATA (Hex)	DC DATA (Decimal)	PERCENTAGE OF I _{OLCMax} (%)	I _{OLCMax} = 40 mA (mA, Typical)	I _{OLCMax} = 2 mA (mA, Typical)
00	0	20	32	0	0	0
_	_	_	_	_	_	
33	51	20	32	10.02	4.01	0.2
_	_		_	_	_	
80	128	20	32	25.16	10.06	0.5
_	_		_	_	_	
CC	204	20	32	40.10	16.04	8.0
_	_	_	_	_	_	_
FF	255	20	32	50.13	13.33	1.0

9.4.4 Grayscale (GS) Function (PWM Control)

The TLC5951 device can adjust the brightness of each output channel using a pulse width modulation (PWM) control scheme. The use of 12 bits per channel results in 4096 brightness steps, from 0% up to 100% brightness. The grayscale circuitry is duplicated for each of the three color groups.

The PWM operation for each color group is controlled by a 12-bit GS counter. Three GS counters are implemented to control each of the three color outputs, OUTR0-OUTR7, OUTG0-OUTG7, and OUTB0-OUTB7. Each counter increments on each rising edge of the grayscale reference clock (GSCKR, GSCKG, or GSCKB). The falling edge of XBLNK resets the three counter values to 0. The grayscale counter values are held at 0 while XBLNK is low, even if the GS clock input is toggled high and low. Pulling XBLNK high enables the GS clock. The first rising edge of a GS clock after XBLNK goes high increments the corresponding grayscale counter by one and switches on all outputs with a non-zero GS value programmed into the GS latch. Each additional rising edge on a GS clock increases the corresponding GS counter by one.



The GS counters keep track of the number of clock pulses from the respective GS clock inputs (GSCKR, GSCKG, and GSCKB). Each output stays on while the counter is less than or equal to the programmed grayscale value. Each output turns off at the rising edge of the GS counter value when the counter is larger than the output grayscale latch value.

Equation 4 calculates each output (OUTRn, -Gn, -Bn) on-time (t_{OUT ON}):

 t_{OUTON} (ns) = $T_{GSCLKR/G/B}$ (ns) × GSn

where:

- I_{OLCMax} = the maximum channel current for each channel determined by R_{IREF}
- DC = the decimal dot correction value for the output. This value ranges between 0 and 127.
- BC = the decimal brightness control value for the output color group. This value ranges between 0 and 255.

When new GS data are latched into the GS data latch with the rising edge on GSLAT during a PWM cycle, the GS data latch registers are immediately updated. This latching can cause the outputs to turn on or off unexpectedly. For proper operation, GS data should only be latched into the device at the end of a display period when XBLNK is low. Table 6 summarizes the GS data value versus the output on-time duty cycle.

When the device is powered up, the 288-bit common shift register and GS data latch contain random data. Therefore, GS data must be written to the GS latch before turning the constant-current output on. Additionally, XBLNK should be low when the device is powered up to prevent the outputs from turning on before the proper GS values are programmed into the registers. All constant-current outputs are off when XBLNK is low.


If there are any unconnected outputs (OUTRn, OUTGn, and OUTBn), including LEDs in a failed short or failed open condition, the GS data corresponding to the unconnected output should be set to 0 before turning on the LEDs. Otherwise, the VCC supply current (I_{VCC}) increases while that constant-current output is programmed to be on.

Table 6. Output Duty Cycle and On-Time Versus GS Data

GS DATA (Binary)	GS DATA (Decimal)	GS DATA (Hex)	OUTPUT ON-TIME DUTY CYCLE (%)	OUTPUT ON-TIME (33- MHz GS Clock) (ns)
0000 0000 0000	0	000	0	0
0000 0000 0001	1	001	0.02	30
0000 0000 0010	2	002	0.05	61
_		_	_	_
0111 1111 1111	2047	7FF	49.99	62 030
1000 0000 0000	2048	800	50.01	62 061
1000 0000 0001	2049	801	50.04	62 091
_	_	_	_	_
1111 1111 1101	4093	FFD	99.95	124 030
1111 1111 1110	4094	FFE	99.98	124 061
1111 1111 1111	4095	FFF	100	124 091

TEXAS INSTRUMENTS

9.4.4.1 PWM Counter 12-Bit Mode Without Auto Repeat



(1) The internal blank signal is generated at the rising edge of the GSLAT input signal for GS data with the display-timing reset enabled. Also, the signal is generated at the 4096th GSCKR, -G, or -B when the auto repeat mode is enabled. XBLNK can be connected to VCC when the display timing reset or auto repeat is enabled.

Figure 42. PWM Operation 1

Submit Documentation Feedback



9.4.4.2 PWM Counter 8-, 10-, or 12-Bit Mode Without Auto Repeat




Figure 43. PWM Operation 2

9.4.4.3 PWM Counter 8-, 10-, or 12-Bit Mode With Auto Repeat




Figure 44. PWM Operation 3

9.4.5 Register and Data Latch Configuration

The TLC5951 device has two data latches to store information: the grayscale (GS) data latch and the DC, BC, FC, and UD data latch. The GS data latch can be written as 288-bit data through GSSIN with GSSCK. The DC, BC, FC, and UD data latch can be written as data through DCSIN with DCSCK. Also, DC, BC, and FC data can be written to the DC, BC, FC, and UD data latch through GSSIN with GSSCK. UD data are written to the upper 17 bits of the 216-bit DC, BC, FC, and UD shift register at the same time. The data in the DC, BC, FC, and UD data latch can be read via GSSOUT with GSSCK. Figure 45 shows the grayscale shift register and data latch configuration.






Figure 45. Grayscale Shift Register and Data Latch Configuration

9.4.5.1 288-Bit Common Shift Register

The 288-bit common shift register is used to shift data from the GSSIN pin into the TLC5951. The data shifted into this register are used for grayscale data, global brightness control, and dot correction data. The register LSB is connected to GSSIN and the MSB is connected to GSSOUT. On each GSSCK rising edge, the data on GSSIN are shifted into the register LSB and all 288 bits are shifted towards the MSB. The register MSB is always connected to GSSOUT.



The level of GSLAT at the last GSSCK before the GSLAT rising edge determines which latch the data are transferred into. When GSLAT is low at the last GSSCK rising edge, all 288 bits are latched into the grayscale data latch. When GSLAT is high at the last GSSCK rising edge, bits 0–198 are copied to bits 0–198 in the DC, BC, FC, and UD data latch and bits 199–215 are copied to bits 199–215 in the 216-bit DC, BC, FC, and UD shift register at the GSLAT rising edge. To avoid data from being corrupted, the GSLAT rising edge must be input more than 7 ms after the last DCSCK for a DC, BC, FC, and UD data write. When the IC powers on, the 288-bit common shift register contains random data.

9.4.5.2 Grayscale Data Latch

The grayscale (GS) data latch is 288 bits long. This latch contains the 12-bit PWM grayscale value for each of the TLC5951 constant-current outputs. The PWM grayscale values in this latch set the PWM on-time for each constant-current driver. See Table 6 for the on-time duty of each GS data bit. Figure 46 shows the shift register and latch configuration. Refer to Figure 3 for the timing diagram for writing data into the GS shift register and latch.

Data are latched from the 288-bit common shift register into the GS data latch at the rising edge of the GSLAT pin. The conditions for latching data into this register are described in the 288-Bit Common Shift Register section. When data are latched into the GS data latch, the new data are immediately available on the constant-current outputs. For this reason, data should only be latched when XBLNK is low. If data are latched with XBLNK high, the outputs may turn on or off unexpectedly.




Figure 46. Grayscale Data-Latch Configuration



When the IC powers on, the grayscale data latch contains random data. Therefore, grayscale data must be written to the 288-bit common shift register and latched into the GS data latch before turning on the constant-current outputs. XBLNK should be low when powering on the TLC5951 to force all outputs off until the internal registers can be programmed. All constant-current outputs are forced off when XBLNK is low. The data bit assignment is shown in Table 7.

Table 7. Grayscale Data-Bit Assignment

BITS	DATA	BITS	DATA
11–0	OUTR0	155–144	OUTR4
23–12	OUTG0	167–156	OUTG4
35–24	OUTB0	179–168	OUTB4
47–36	OUTR1	191–180	OUTR5
59–48	OUTG1	203–192	OUTG5
71–60	OUTB1	215–204	OUTB5
83–72	OUTR2	227–216	OUTR6
95–84	OUTG2	239–228	OUTG6
107–96	OUTB2	251–240	OUTB6
119–108	OUTR3	263–252	OUTR7
131–120	OUTG3	275–264	OUTG7
143–132	OUTB3	287–276	OUTB7

9.4.5.3 DC, BC, FC, and UD Shift Register

The 216-bit DC, BC, FC, and UD shift register is used to shift data from the DSSIN pin into the TLC5951 device. The data shifted into this register are used for the dot correction (DC), global brightness control (BC), function control (FC), and user-defined (UD) data latches. Each of these latches is described in the following sections. The register LSB is connected to DCSIN and the MSB is connected to DCSOUT. On each DCSCK rising edge, the data on DCSIN are shifted into the register LSB and all 216 bits are shifted towards the MSB. The register MSB is always connected to DCOUT. When the device is powered on, the 216-bit DC, BC, FC, and UD shift register contains random data.

9.4.5.3.1 DC, BC, FC, and UD Data Latch

The 216-bit DC, BC, FC, and UD data latch contains dot correction (DC) data, global brightness control (BC) data, function control (FC) data, and user-defined (UD) data. Data can be written into this latch from the DC, BC, FC, and UD shift register. Furthermore, DC, BC, and FC data can be written into this latch from the 288-bit common shift register. At this time, UD data are written to bits 199–215 in the 216-bit DC, BC, FC, and UD shift register data latch. When the IC is powered on, the DC, BC, FC, and UD data latch contains random data.




Figure 47. DC, BC, FC, and UD Data-Latch Configuration

9.4.5.3.2 Dot-Correction Data Latch

The dot correction (DC) data latch is 168 bits long. The DC data latch consists of bits 0–167 in the DC, BC, FC, and UD data latch. This latch contains the 7–bit DC value for each of the TLC5951 constant–current outputs. Each DC value individually adjusts the output current for each constant–current driver. As explained in the *Dot Correction (DC) Function* section, the DC values are used to adjust the output current from 0% to 66.7% of the maximum value when the dot correction low adjustment range is selected and from 33.3% to 100% of the maximum value when the dot correction high adjustment range is selected. The adjustment range is selected by the range control bits in the function control latch.



Table 2 and Table 3 show how the DC data affect the percentage of the maximum current for each output. See Figure 47 for the DC data latch configuration. Figure 4 illustrates the timing diagram for writing data from the GS data path into the shift registers and latches. Figure 5 illustrates the timing diagram for writing data from the DC data path into the shift registers and DC latches. DC data are automatically latched from the DC, BC, FC, and UD shift register into the DC data latch with an internal latch signal. The internal latch signal is generated in 3 ms to 7 ms after the last DCSCK rising edge.

When the device powers on, the DC data latch contains random data. Therefore, DC data must be written into the TLC5951 device and latched into the DC data latch before turning on the constant-current outputs. XBLNK should be low when powering on the TLC5951 device to force all outputs off until the internal registers can be programmed. All constant-current outputs are forced off when XBLNK is low. The data bit assignment is shown in Table 8.

		•	
BITS	DATA	BITS	DATA
6–0	OUTR0	90–84	OUTR4
13–7	OUTG0	97–91	OUTG4
20–14	OUTB0	104–98	OUTB4
27–21	OUTR1	111–105	OUTR5
34–28	OUTG1	118–112	OUTG5
41–35	OUTB1	125–119	OUTB5
48–42	OUTR2	132–126	OUTR6
55–49	OUTG2	139–133	OUTG6
62–56	OUTB2	146–140	OUTB6
69–63	OUTR3	153–147	OUTR7
76–70	OUTG3	160–154	OUTG7
83–77	OUTB3	167–161	OUTB7

Table 8. Dot-Correction Data-Bit Assignment

9.4.5.3.3 Global-Brightness Control-Data Latch

The global brightness control (BC) data latch is 24 bits long. The BC data latch consists of bits 168–191 in the DC, BC, FC, and UD data latch.

The data of the BC data latch are used to adjust the constant-current values for eight channel constant-current drivers of each color group. The current can be adjusted from 0% to 100% of each output current adjusted by brightness control with 8-bit resolution. Table 4 describes the percentage of the maximum current for each brightness control data.

When the IC is powered on, the data in the BC data latch are not set to a specific default value. Therefore, brightness control data must be written to the BC latch before turning on the constant-current output. The data bit assignment is shown in Table 9.

 BITS
 GLOBAL BRIGHTNESS CONTROL DATA BITS 7–0

 175–168
 OUTR0–OUTR7 group

 183–176
 OUTG0–OUTG7 group

 191–184
 OUTB0–OUTB7 group

Table 9. Data-Bit Assignment

9.4.5.3.4 Function-Control Data Latch

The function control (FC) data latch is 7 bits in length and is used to select the dot-correction adjustment range, grayscale counter mode, enabling of the auto display repeat, and display timing reset function. When the device is powered on, the data in the FC latch are not set to a specific default value. Therefore, function control data must be written to the FC data latch before turning on the constant-current output.



Table 10. Data-Bit Assignment

BIT	DESCRIPTION
192	Dot correction adjustment range for the RED color output (0 = lower range, 1 = higher range). When this bit is 0, dot correction can control the range of constant current from 0% to 66.7% (typ) of the maximum current set by an external resistor. This mode only operates the output for the red LED driver group. When this bit is 1, dot correction can control the range of constant current from 33.3% (typ) to 100% of the maximum current set by an external resistor.
193	Dot correction adjustment range for the GREEN color output (0 = lower range, 1 = higher range). When this bit is 0, dot correction can control the range of constant current from 0% to 66.7% (typ) of the maximum current set by an external resistor. This mode only operates the output for the green LED driver group. When this bit is 1, dot correction can control the range of constant current from 33.3% (typ) to 100% of the maximum current set by an external resistor.
194	Dot correction adjustment range for the BLUE color output (0 = lower range, 1 = higher range). When this bit is 0, dot correction can control the range of constant current from 0% to 66.7% (typ) of the maximum current set by an external resistor. This mode only operates the output for the blue LED driver group. When this bit is 1, dot correction can control the range of constant current from 33.3% (typ) to 100% of the maximum current set by an external resistor.
195	Auto display repeat mode (0 = disabled, 1 = enabled). When this bit is 0, the auto repeat function is disabled. Each output driver is turned on and off once after XBLNK goes high. When this bit is 1, each output driver is repeatedly toggled on and off every 4096th grayscale clock without the XBLNK level changing when the GS counter is configured in the 12-bit mode. If the GS counter is configured in the 10-bit mode, the outputs continue to cycle on and off every 1024th grayscale clock. If the GS counter is set to the 8-bit mode, the output on-off repetition cycles every 256th grayscale clock.
196	Display timing reset mode (0 = disabled, 1 = enabled). When this bit is 1, the GS counter is reset to 0 and all outputs are forced off at the GSLAT rising edge for a GS data write. This function is identical to the low pulse of the XBLNK signal when input. Therefore, the XBLNK signal is not needed to control from a display controller. PWM control starts again from the next input GSCKR, -G, or -B rising edge. When this bit is 0, the GS counter is not reset and no outputs are forced off even if a GSLAT rising edge is input. In this mode, the XBLNK signal should be input after the PWM control of all LEDs is finished. Otherwise, the PWM control might be not exact.
198, 197	Grayscale counter mode select, bits 1–0. The grayscale counter mode is selected by the setting of bits 1 and 0. Table 11 shows the GS counter mode.

Table 11. GS Counter-Mode Truth Table

GRAYSCALE COUNTER MODE		
BIT 1	BIT 0	FUNCTION MODE
0	X (don't care)	12-bit counter mode (maximum output on-time = 4095 x GS clock)
1	0	10-bit counter mode (maximum output on-time = 1023 x GS clock)
1	1	8-bit counter mode (maximum output on-time = 255 x GS clock)

The grayscale data latch bit length is always 288 bits in any grayscale counter mode. All constant-current outputs are forced off at the 256th grayscale clock in the 8-bit mode even if all grayscale data are FFFh. In 10-bit mode, all outputs are forced off at 1024th grayscale clock even if all grayscale data are FFFh.

9.4.5.3.5 User-Defined Data Latch

The user-defined (UD) data latch is 17 bits in length and is not used for any device functionality. However, these data can be used for communication between a controller connected to DCSIN and another controller connected to GSSIN. When the device is powered on, the data in the UD latch are not set to a specific default value.

Table 12. Data-Bit Assignment

BITS	USER-DEFINED DATA BITS
215–199	16–0

9.4.6 Status Information Data (SID)

Status information data (SID) are 288 bits in length and are read-only data. SID consists of the LED open-detection (LOD) error, LED short-detection (LSD), thermal-error flag (TEF), and the data in the DC, BC, FC, and UD data latch. The SID are shifted out onto GSSOUT with the GSSCK rising edge after GSLAT is input for a GS data write. These SID are loaded into the 288-bit common shift register after data in the 288-bit common shift register are copied to the data latch.






Figure 48. DC, BC, and FC Data-Load Assignment



Table 13. Data-Bit Assignment

BITS Data-Bit Assignment DESCRIPTION	
6–0	Dot correction data bits 6–0 for OUTR0
13–7	Dot correction data bits 6–0 for OUTG0
20–14	Dot correction data bits 6–0 for OUTB0
27–21	Dot correction data bits 6–0 for OUTR1
34–28	Dot correction data bits 6–0 for OUTG1
41–35	Dot correction data bits 6–0 for OUTB1
48–42	Dot correction data bits 6–0 for OUTR2
55–49	Dot correction data bits 6–0 for OUTG2
62–56	Dot correction data bits 6–0 for OUTB2
69–63	Dot correction data bits 6–0 for OUTR3
76–70	Dot correction data bits 6–0 for OUTG3
83–77	Dot correction data bits 6–0 for OUTB3
90–84	Dot correction data bits 6–0 for OUTR4
97–91	Dot correction data bits 6–0 for OUTG4
104–98	Dot correction data bits 6–0 for OUTB4
111–105	Dot correction data bits 6–0 for OUTR5
118–112	Dot correction data bits 6–0 for OUTG5
125–119	Dot correction data bits 6–0 for OUTB5
132–126	Dot correction data bits 6–0 for OUTR6
139–133	Dot correction data bits 6–0 for OUTG6
146–140	Dot correction data bits 6–0 for OUTB6
153–147	Dot correction data bits 6–0 for OUTR7
160–154	Dot correction data bits 6–0 for OUTG7
167–161	Dot correction data bits 6–0 for OUTB7
175–168	Global brightness-control data bits 7–0 for OUTR0–OUTR7 group
183–176	Global brightness-control data bits 7–0 for OUTG0–OUTG7 group
191–184	Global brightness-control data bits 7–0 for OUTB0–OUTB7 group
198–192	Function control data bits 6–0
215–199	User-defined data bits 16–0
238–216	Reserved for TI test
239	Thermal error flag (TEF) 1 = High temperature condition, 0 = Normal temperature condition
247–240	LED short detection (LSD) data for OUTR7–OUTR0 1 = LED is shorted, 0 = Normal operation
255–248	LSD data for OUTG7–OUTG0 1 = LED is shorted, 0 = Normal operation
263–256	LSD data for OUTB7–OUTB0 1 = LED is shorted, 0 = Normal operation
271–264	LED open detection (LOD) data for OUTR7–OUTR0 1 = LED is open or connected to GND, 0 = Normal operation
279–272	LOD data for OUTG7–OUTG0 1 = LED is open or connected to GND, 0 = Normal operation
287–280	LOD data for OUTB7–OUTB0 1 = LED is open or connected to GND, 0 = Normal operation




9.4.7 Continuous Base LOD, LSD, and TEF

The LOD and LSD data are updated at the rising edge of the 33rd GSCKR, -G, or -B pulse after XBLNK goes high and the data are retained until the next 33rd GSCKR, -G, or -B. LOD and LSD data are valid when GS data are equal to or higher than 20h (32d). If GS data are less than 20h (32d), LOD and LSD data are not valid and must be ignored. A 1 in an LOD bit indicates an open LED or shorted LED to GND with a low-impedance condition for the corresponding output. A 0 indicates normal operation. A 1 in an LSD bit indicates a shorted LED condition for the corresponding output. A 0 indicates normal operation. When the device is powered on, LOD and LSD data do not show correct values. Therefore, LOD and LSD data must be read from the 33rd GSCKR, -G, or -B pulse input after XBLNK goes high.

The TEF bit indicates that the device temperature is too high. The TEF flag also indicates that the device has turned off all drivers to avoid damage by overheating the device. A 1 in the TEF bit means that the device temperature has exceeded the detect temperature threshold (T_{TEF}) and all outputs are turned off. A 0 in the TEF bit indicates normal operation with normal temperature conditions. The device automatically turns the drivers back on when the device temperature decreases to less than ($T_{TEF} - T_{HYST}$). Table 14 shows a truth table for LOD, LSD, and TEF.

CONDITION SID DATA **LED OPEN DETECTION (LODn)** LED SHORT DETECTION (LSDn) THERMAL ERROR FLAG (TEF) Device temperature is lower than high-LED is not open LED is not shorted 0 side detect temperature $(V_{OUTRn/Gn/Bn} > V_{LOD})$ $(V_{OUTRn/Gn/Bn} \le V_{LSD})$ (Temperature ≤ T_{TEF}) Device temperature is higher than high-LED is shorted between anode and LED is open or shorted to GND side detect temperature and driver is 1 cathode or shorted to higher-voltage side $(V_{OUTRn/Gn/Bn} \le V_{LOD})$ forced off $(V_{OUTRn/Gn/Bn} > V_{LSD})$ $(Temperature > T_{TEF})$

Table 14. LOD, LSD, and TEF Truth Table



(1) The internal blank signal is generated at the rising edge of the GSLAT input signal for GS data with the display-timing reset enabled. Also, the signal is generated at the 4096th GSCK when auto repeat mode is enabled. XBLNK can be connected to VCC when the display timing reset or auto repeat is enabled.

Figure 49. LED-Open Detection (LOD), LED-Shorted Detection, and Data-Update Timing

Product Folder Links: TLC5951



10 Device and Documentation Support

10.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

10.3 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

10.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most-current data available for the designated devices. This data is subject to change without notice and without revision of this document. For browser-based versions of this data sheet, see the left-hand navigation pane.

Product Folder Links: *TLC5951*





10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TLC5951DAP	ACTIVE	HTSSOP	DAP	38	40	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	TLC5951	Samples
TLC5951DAPR	ACTIVE	HTSSOP	DAP	38	2000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	TLC5951	Samples
TLC5951RHAR	ACTIVE	VQFN	RHA	40	2500	RoHS & Green	NIPDAU NIPDAUAG	Level-3-260C-168 HR	-40 to 85	TLC 5951	Samples
TLC5951RHAT	ACTIVE	VQFN	RHA	40	250	RoHS & Green	NIPDAU NIPDAUAG	Level-3-260C-168 HR	-40 to 85	TLC 5951	Samples
TLC5951RTAR	ACTIVE	WQFN	RTA	40	2500	RoHS & Green	NIPDAUAG	Level-3-260C-168 HR	-40 to 85	TLC5951 RTA	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



PACKAGE OPTION ADDENDUM

10-Dec-2020

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 10-Sep-2022

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLC5951DAPR	HTSSOP	DAP	38	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1
TLC5951RHAR	VQFN	RHA	40	2500	330.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2
TLC5951RHAR	VQFN	RHA	40	2500	330.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2
TLC5951RHAT	VQFN	RHA	40	250	180.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2
TLC5951RTAR	WQFN	RTA	40	2500	330.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2



www.ti.com 10-Sep-2022



*All dimensions are nominal

7 til dillionorio di o monimiai							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLC5951DAPR	HTSSOP	DAP	38	2000	350.0	350.0	43.0
TLC5951RHAR	VQFN	RHA	40	2500	338.0	355.0	50.0
TLC5951RHAR	VQFN	RHA	40	2500	356.0	356.0	35.0
TLC5951RHAT	VQFN	RHA	40	250	210.0	185.0	35.0
TLC5951RTAR	WQFN	RTA	40	2500	338.0	355.0	50.0

PACKAGE MATERIALS INFORMATION

www.ti.com 10-Sep-2022


TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
TLC5951DAP	DAP	HTSSOP	38	40	530	11.89	3600	4.9

DAP (R-PDSO-G38) PowerPAD™ PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
 - D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com www.ti.com.
 - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- Falls within JEDEC MO-153 Variation DDT-1.

PowerPAD is a trademark of Texas Instruments.



DAP (R-PDSO-G38)


PowerPAD™ PLASTIC SMALL OUTLINE

THERMAL INFORMATION

This PowerPAD package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




NOTE: All linear dimensions are in millimeters

PowerPAD is a trademark of Texas Instruments.



DAP (R-PDSO-G38) PowerPAD™ PLASTIC SMALL OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- F. Contact the board fabrication site for recommended soldermask tolerances.

PowerPAD is a trademark of Texas Instruments



6 x 6, 0.5 mm pitch


PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





PLASTIC QUAD FLATPACK - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).




PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.






- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 - C. QFN (Quad Flatpack No-Lead) Package configuration.
 - The package thermal pad must be soldered to the board for thermal and mechanical performance.

 See the Product Data Sheet for details regarding the exposed thermal pad dimensions.



PLASTIC QUAD FLATPACK- NO LEAD




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



PLASTIC QUAD FLATPACK- NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK- NO LEAD



NOTES: (continued)

Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated