

Power Amplifier Module for LTE and 5G

The AFSC5G40E38 is a fully integrated Doherty power amplifier module designed for wireless infrastructure applications that demand high performance in the smallest footprint. Ideal for applications in massive MIMO systems, outdoor small cells and low power remote radio heads. The field-proven LDMOS power amplifiers are designed for TDD and FDD LTE systems.

3700–4000 MHz

- Typical LTE Performance: $P_{out} = 6.3 \text{ W Avg.}$, $V_{DD} = 28 \text{ Vdc}$, $1 \times 20 \text{ MHz LTE}$, Input Signal PAR = 8 dB @ 0.01% Probability on CCDF. ⁽¹⁾

Carrier Center Frequency	Gain (dB)	ACPR (dBc)	PAE (%)
3710 MHz	26.1	–27.2	38.3
3800 MHz	26.6	–26.7	39.5
3900 MHz	27.5	–25.7	39.3
3990 MHz	28.5	–23.9	37.6


1. All data measured with device soldered in NXP reference circuit.

Features


- Frequency: 3700–4000 MHz
- Advanced high performance in-package Doherty
- Fully matched (50 ohm input/output, DC blocked)
- Designed for low complexity analog or digital linearization systems

AFSC5G40E38


**3700–4000 MHz, 27 dB, 6.3 W Avg.
AIRFAST POWER AMPLIFIER
MODULE**



10 mm × 6 mm Module



(Top View)



(Bottom View)

Note: Exposed backside of the package is DC and RF ground.

Figure 1. Pin Connections

1. V_{DC2} and V_{DP2} are DC coupled internal to the package and must be powered by a single DC power supply.

Table 1. Functional Pin Description

Pin Number	Pin Function	Pin Description
1, 13, 14, 15, 16, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27	GND	Ground
2, 12	N.C.	No Connection
3	V _{DC2}	Carrier Drain Supply, Stage 2
4	V _{DC1}	Carrier Drain Supply, Stage 1
5	RF _{in}	RF Input
6	V _{GP2}	Peaking Gate Supply, Stage 2
7	V _{GP1}	Peaking Gate Supply, Stage 1
8	V _{GC1}	Carrier Gate Supply, Stage 1
9	V _{GC2}	Carrier Gate Supply, Stage 2
10	V _{DP1}	Peaking Drain Supply, Stage 1
11	V _{DP2}	Peaking Drain Supply, Stage 2
17	RF _{out}	RF Output

Table 2. Maximum Ratings

Rating	Symbol	Value	Unit
Gate-Bias Voltage Range	V_G	–0.5 to +10	Vdc
Operating Voltage Range	V_{DD}	24 to 30	Vdc
Storage Temperature Range	T_{stg}	–65 to +150	°C
Case Operating Temperature	T_C	125	°C
Peak Input Power (3950 MHz, Pulsed CW, 10 μ sec(on), 10% Duty Cycle)	P_{in}	25	dBm

Table 3. Lifetime

Characteristic	Symbol	Value	Unit
Mean Time to Failure Case Temperature 125°C, 6.3 W Avg., 30 Vdc	MTTF	> 10	Years

Table 4. ESD Protection Characteristics

Test Methodology	Class
Human Body Model (per JS-001-2017)	1A
Charge Device Model (per JS-002-2014)	C2b

Table 5. Moisture Sensitivity Level

Test Methodology	Rating	Package Peak Temperature	Unit
Per JESD22-A113, IPC/JEDEC J-STD-020	3	260	°C

Table 6. Electrical Characteristics ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Typ	Range	Unit
Carrier Stage 1 — On Characteristics				
Gate Threshold Voltage ⁽¹⁾ ($V_{DS} = 10\text{ Vdc}$, $I_D = 1.6\text{ }\mu\text{Adc}$)	$V_{GS(th)}$	1.2	± 0.4	Vdc
Gate Quiescent Voltage ($V_{DS} = 28\text{ Vdc}$, $I_{DQ1A} = 15\text{ mAdc}$)	$V_{GS(Q)}$	1.9	± 0.4	Vdc
Fixture Gate Quiescent Voltage ($V_{DD} = 28\text{ Vdc}$, $I_{DQ1A} = 15\text{ mAdc}$, Measured in Functional Test)	$V_{GG(Q)}$	4.8	± 1.4	Vdc
Carrier Stage 2 — On Characteristics				
Gate Threshold Voltage ⁽¹⁾ ($V_{DS} = 10\text{ Vdc}$, $I_D = 14.4\text{ }\mu\text{Adc}$)	$V_{GS(th)}$	1.2	± 0.4	Vdc
Gate Quiescent Voltage ($V_{DS} = 28\text{ Vdc}$, $I_{DQ2A} = 50\text{ mAdc}$)	$V_{GS(Q)}$	1.8	± 0.4	Vdc
Fixture Gate Quiescent Voltage ($V_{DD} = 28\text{ Vdc}$, $I_{DQ2A} = 50\text{ mAdc}$, Measured in Functional Test)	$V_{GG(Q)}$	2.7	± 1.2	Vdc
Peaking Stage 1 — On Characteristics ⁽¹⁾				
Gate Threshold Voltage ($V_{DS} = 10\text{ Vdc}$, $I_D = 2.0\text{ }\mu\text{Adc}$)	$V_{GS(th)}$	1.2	± 0.4	Vdc
Gate Quiescent Voltage ($V_{DS} = 28\text{ Vdc}$, $I_{DQ1A} = 5.1\text{ }\mu\text{Adc}$)	$V_{GS(Q)}$	1.2	± 0.4	Vdc
Fixture Gate Quiescent Voltage ($V_{DD} = 28\text{ Vdc}$, $I_{DQ1A} = 5.1\text{ }\mu\text{Adc}$, Measured in Functional Test)	$V_{GG(Q)}$	1.2	± 0.4	Vdc
Peaking Stage 2 — On Characteristics ⁽¹⁾				
Gate Threshold Voltage ($V_{DS} = 10\text{ Vdc}$, $I_D = 27.2\text{ }\mu\text{Adc}$)	$V_{GS(th)}$	1.2	± 0.4	Vdc
Gate Quiescent Voltage ($V_{DS} = 28\text{ Vdc}$, $I_{DQ2A} = 16.7\text{ }\mu\text{Adc}$)	$V_{GS(Q)}$	1.2	± 0.4	Vdc
Fixture Gate Quiescent Voltage ($V_{DD} = 28\text{ Vdc}$, $I_{DQ2A} = 16.7\text{ }\mu\text{Adc}$, Measured in Functional Test)	$V_{GG(Q)}$	1.2	± 0.4	Vdc

1. Each side of device measured separately.

(continued)

Table 6. Electrical Characteristics ($T_A = 25^\circ\text{C}$ unless otherwise noted) (continued)

Characteristic	Symbol	Min	Typ	Max	Unit
Functional Tests — 3800 MHz ⁽¹⁾ (In NXP Doherty Production ATE ⁽²⁾ Test Fixture, 50 ohm system) V _{DD} = 28 Vdc, I _{DQ1A} = 15 mA, I _{DQ2A} = 50 mA, V _{GS1B} = (V _t – 0.21) Vdc, V _{GS2B} = (V _t – 0.20) Vdc, P _{out} = 6.3 W Avg., 1-tone CW, f = 3800 MHz.					
Gain	G	24.8	26.7	—	dB
Drain Efficiency	η _D	34.5	43.5	—	%
P _{out} @ 3 dB Compression Point	P3dB	43.6	44.4	—	dBm
Functional Tests — 4000 MHz ⁽¹⁾ (In NXP Doherty Production ATE ⁽²⁾ Test Fixture, 50 ohm system) V _{DD} = 28 Vdc, I _{DQ1A} = 15 mA, I _{DQ2A} = 50 mA, V _{GS1B} = (V _t – 0.21) Vdc, V _{GS2B} = (V _t – 0.20) Vdc, P _{out} = 6.3 W Avg., 1-tone CW, f = 4000 MHz.					
Gain	G	27.1	28.8	—	dB
Drain Efficiency	η _D	33.0	38.0	—	%
P _{out} @ 3 dB Compression Point	P3dB	42.9	43.7	—	dBm
Wideband Ruggedness ⁽³⁾ (In NXP Doherty Power Amplifier Module Reference Circuit, 50 ohm system) I _{DQ1A} = 15 mA, I _{DQ2A} = 50 mA, V _{GSP1} = 1.3 Vdc, V _{GSP2} = 1.3 Vdc, f = 3900 MHz, Additive White Gaussian Noise (AWGN) with 10 dB PAR					
ISBW of 400 MHz at 30 Vdc, 3 dB Input Overdrive from 6.3 W Avg. Modulated Output Power	No Device Degradation				
Typical Performance ⁽³⁾ (In NXP Doherty Power Amplifier Module Reference Circuit, 50 ohm system) V _{DD} = 28 Vdc, I _{DQ1A} = 15 mA, I _{DQ2A} = 50 mA, V _{GSP1} = 1.3 Vdc, V _{GSP2} = 1.3 Vdc, P _{out} = 6.3 W Avg., 3900 MHz					
VBW Resonance Point, 2-tone, 1 MHz Tone Spacing (IMD Third Order Intermodulation Inflection Point)	VBW _{res}	—	241	—	MHz
Quiescent Current Accuracy over Temperature ⁽⁴⁾ with 2.2 kΩ Gate Feed Resistors (–40 to 105°C) Stage 1 with 2.2 kΩ Gate Feed Resistors (–40 to 105°C) Stage 2	ΔI _{QT}	— —	1.0 6.0	— —	%
1-carrier 20 MHz LTE, 8 dB Input Signal PAR					
Gain	G	—	27.5	—	dB
Power Added Efficiency	PAE	—	39.3	—	%
Adjacent Channel Power Ratio	ACPR	—	–25.7	—	dBc
Adjacent Channel Power Ratio	ALT1	—	–38.8	—	dBc
Adjacent Channel Power Ratio	ALT2	—	–44.8	—	dBc
Gain Flatness ⁽⁵⁾	G _F	—	2.4	—	dB
Fast CW, 27 ms Sweep					
P _{out} @ 3 dB Compression Point	P3dB	—	45.5	—	dBm
AM/PM @ P3dB	Φ	—	–46	—	°
Gain Variation @ Avg. Power over Temperature (–40°C to +105°C)	ΔG	—	0.025	—	dB/°C
P3dB Variation over Temperature (–40°C to +105°C)	ΔP3dB	—	0.014	—	dB/°C

Table 7. Ordering Information

Device	Tape and Reel Information	Package
AFSC5G40E38T2	T2 Suffix = 2,000 Units, 24 mm Tape Width, 13-inch Reel	10 mm × 6 mm Module

- Part input and output matched to 50 ohms.
- ATE is a socketed test environment.
- All data measured in fixture with device soldered in NXP reference circuit.
- Refer to AN1977, *Quiescent Current Thermal Tracking Circuit in the RF Integrated Circuit Family*, and to AN1987, *Quiescent Current Control for the RF Integrated Circuit Device Family*. Go to <http://www.nxp.com/RF> and search for AN1977 or AN1987.
- Gain flatness = $\text{Max}(G(f_{\text{Low}} \text{ to } f_{\text{High}})) - \text{Min}(G(f_{\text{Low}} \text{ to } f_{\text{High}}))$




Figure 2. AFSC5G40E38 Reference Circuit Component Layout

Table 8. AFSC5G40E38 Reference Circuit Component Designations and Values

Part	Description	Part Number	Manufacturer
B1, B2	30 Ω Ferrite Bead	BLM15PD300SN1	Murata
C1, C14	10 μ F Chip Capacitor	CL31A106KBHNNNE	Samsung
C3, C4, C10, C13	1 μ F Chip Capacitor	06035D105KAT2A	AVX
C6, C15, C16, C17	0.1 μ F Chip Capacitor	GRM155R61H104KE14	Murata
Q1	Power Amplifier Module	AFSC5G40E38	NXP
R1, R4	5.1 Ω , 1/10 W Chip Resistor	ERJ-2GEJ5R1X	Panasonic
R5, R6, R7, R8	2.2 k Ω , 1/20 W Chip Resistor	ERJ-1GNJ222C	Panasonic
PCB	Rogers RO4350B, 0.020", $\epsilon_r = 3.67$	D98121	MTL

Note: Component numbers C2, C5, C7, C8, C9, C11, C12, R2 and R3 are intentionally omitted.





Figure 3. Product Marking

PACKAGE INFORMATION

H-PLGA-27 I/O
10 X 6 X 1.365 PKG, 1 PITCH

SOT1831-2




© NXP B.V. ALL RIGHTS RESERVED


DATE: 26 SEP 2019

MECHANICAL OUTLINE PRINT VERSION NOT TO SCALE	STANDARD: NON-JEDEC	DRAWING NUMBER: 98ASA01540D	REVISION: 0	PAGE: 1 OF 6
--	------------------------	--------------------------------	----------------	-----------------

AFSC5G40E38



VIEW D-D
(BOTTOM VIEW)




SECTION E-E

© NXP B.V. ALL RIGHTS RESERVED

DATE: 26 SEP 2019

MECHANICAL OUTLINE PRINT VERSION NOT TO SCALE	STANDARD: NON-JEDEC	DRAWING NUMBER: 98ASA01540D	REVISION: 0	PAGE: 2
--	------------------------	--------------------------------	----------------	------------




PCB DESIGN GUIDELINES – SOLDER MASK OPENING PATTERN

THIS SHEET SERVES ONLY AS A GUIDELINE TO HELP DEVELOP A USER SPECIFIC SOLUTION. DEVELOPMENT EFFORT WILL STILL BE REQUIRED BY END USERS TO OPTIMIZE PCB MOUNTING PROCESSES AND BOARD DESIGN IN ORDER TO MEET INDIVIDUAL/SPECIFIC REQUIREMENTS.

© NXP B.V. ALL RIGHTS RESERVED

DATE: 26 SEP 2019

MECHANICAL OUTLINE PRINT VERSION NOT TO SCALE	STANDARD: NON-JEDEC	DRAWING NUMBER: 98ASA01540D	REVISION: 0	PAGE: 3
--	------------------------	--------------------------------	----------------	------------




PCB DESIGN GUIDELINES – I/O PADS AND SOLDERABLE AREAS

THIS SHEET SERVES ONLY AS A GUIDELINE TO HELP DEVELOP A USER SPECIFIC SOLUTION. DEVELOPMENT EFFORT WILL STILL BE REQUIRED BY END USERS TO OPTIMIZE PCB MOUNTING PROCESSES AND BOARD DESIGN IN ORDER TO MEET INDIVIDUAL/SPECIFIC REQUIREMENTS.

© NXP B.V. ALL RIGHTS RESERVED

DATE: 26 SEP 2019

MECHANICAL OUTLINE PRINT VERSION NOT TO SCALE	STANDARD: NON-JEDEC	DRAWING NUMBER: 98ASA01540D	REVISION: 0	PAGE: 4
--	------------------------	--------------------------------	----------------	------------



RECOMMENDED STENCIL THICKNESS 0.125

PCB DESIGN GUIDELINES – SOLDER PASTE STENCIL

THIS SHEET SERVES ONLY AS A GUIDELINE TO HELP DEVELOP A USER SPECIFIC SOLUTION. DEVELOPMENT EFFORT WILL STILL BE REQUIRED BY END USERS TO OPTIMIZE PCB MOUNTING PROCESSES AND BOARD DESIGN IN ORDER TO MEET INDIVIDUAL/SPECIFIC REQUIREMENTS.

© NXP B.V. ALL RIGHTS RESERVED

DATE: 26 SEP 2019

MECHANICAL OUTLINE PRINT VERSION NOT TO SCALE	STANDARD: NON-JEDEC	DRAWING NUMBER: 98ASA01540D	REVISION: 0	PAGE: 5
--	------------------------	--------------------------------	----------------	------------

AFSC5G40E38

NOTES:

1. ALL DIMENSIONS IN MILLIMETERS.
2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.

3. PIN 1 FEATURE SHAPE, SIZE AND LOCATION MAY VARY.

4. DIMENSION APPLIES TO ALL LEADS AND FLAG.

5. THE BOTTOM VIEW SHOWS THE SOLDERABLE AREA OF THE PADS. THE CENTER PAD (PIN 27) IS SOLDER MASK DEFINED. SOME PERIPHERAL PADS ARE SOLDER MASK DEFINED (SMD) AND OTHERS ARE NON-SOLDERMASK DEFINED (NSMD).

© NXP B.V. ALL RIGHTS RESERVED

DATE: 26 SEP 2019

MECHANICAL OUTLINE PRINT VERSION NOT TO SCALE	STANDARD: NON-JEDEC	DRAWING NUMBER: 98ASA01540D	REVISION: 0	PAGE: 6
--	------------------------	--------------------------------	----------------	------------

PRODUCT DOCUMENTATION AND TOOLS

Refer to the following resources to aid your design process.

Application Notes

- AN1977: Quiescent Current Thermal Tracking Circuit in the RF Integrated Circuit Family
- AN1987: Quiescent Current Control for the RF Integrated Circuit Device Family

Development Tools

- Printed Circuit Boards

FAILURE ANALYSIS

At this time, because of the physical characteristics of the part, failure analysis is limited to electrical signature analysis. In cases where NXP is contractually obligated to perform failure analysis (FA) services, full FA may be performed by third party vendors with moderate success. For updates contact your local NXP Sales Office.

REVISION HISTORY

The following table summarizes revisions to this document.

Revision	Date	Description
0	Sept. 2020	• Initial release of data sheet

How to Reach Us:

Home Page:
nxp.com

Web Support:
nxp.com/support

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp.com/SalesTermsandConditions.

NXP, the NXP logo, Freescale, the Freescale logo and Airfast are trademarks of NXP B.V. All other product or service names are the property of their respective owners.
© 2020 NXP B.V.