







M 2:1

Leiterplattenbohrbild
PCB drillhole pattern



alle Löcher/
all holes

Dieser Bereich muß gleiches Potential auf der LP-Oberfläche haben

This area must have same electrical potential on surface of PCB

Schichtaufbau im metallisierten Loch siehe Zeichnung 164062 Nr. 6 und 114124

diameter of drilled hole see drawing 164062 No 6 / 114124

1) $\varnothing 1{,}0^{+0.09}_{-0.06}$ Durchmesser des metallisierten Loches

$\varnothing\ 1{,}0^{+0.09}_{-0.06}$ *Diameter of finished plated-through hole*

Information:	Tolerances	All Dimensions in mm	Scale 5:1
All rights reserved. Only for Information. To ensure that this is the latest version of this drawing, please contact one of the ERNI companies before using.	Subject to modification without prior notice. Drawing will not be updated.		Designation SVA 10-polig EE *Power Bug 10 pin EE*
	ERNI www.ERNI.com		100101180003 K A3
c — 19.10.2011			Class EPSVA
Index — Date			