

TLE9250

High Speed CAN Transceiver



1 Overview

Qualified for Automotive Applications according to AEC-Q100

Features

- Fully compliant to ISO 11898-2 (2016) and SAE J2284-4/-5
- Reference device and part of Interoperability Test Specification for CAN Transceiver
- Guaranteed loop delay symmetry for CAN FD data frames up to 5 MBit/s
- Very low electromagnetic emission (EME) allows the use without additional common mode choke
- Wide common mode range for electromagnetic immunity (EMI)
- Excellent ESD robustness +/-8kV (HBM) and +/-11kV (IEC 61000-4-2)
- Extended supply range on the V_{CC}
- CAN short circuit proof to ground, battery and V_{CC}
- TxD time-out function
- Very low CAN bus leakage current in power-down state
- Overtemperature protection
- Protected against automotive transients according ISO 7637 and SAE J2962-2 standards
- Receive-only mode and Power-save mode
- Green Product (RoHS compliant)
- Small, leadless TSON8 package designed for automated optical inspection (AOI)
- AEC Qualified

Potential applications

- Engine Control Unit (ECUs)
- Electric Power Steering
- Transmission Control Units (TCUs)
- Chassis Control Modules



Overview

Description

Type	Package	Marking
TLE9250LE	PG-TSON-8	9250
TLE9250SJ	PG-DSO-8	9250

The TLE9250 is the latest Infineon high-speed CAN transceiver generation, used inside HS CAN networks for automotive and also for industrial applications. It is designed to fulfill the requirements of ISO 11898-2 (2016) physical layer specification and respectively also the SAE standards J1939 and J2284.

The TLE9250 is available in a PG-DSO-8 package and in a small, leadless PG-TSON-8 package. Both packages are RoHS compliant and halogen free. Additionally the PG-TSON-8 package supports the solder joint requirements for automated optical inspection (AOI).

As an interface between the physical bus layer and the HS CAN protocol controller, the TLE9250 protects the microcontroller against interferences generated inside the network. A very high ESD robustness and the perfect RF immunity allows the use in automotive application without adding additional protection devices, like suppressor diodes for example.

While the transceiver TLE9250 is not supplied the bus is switched off and illustrate an ideal passive behavior with the lowest possible load to all other subscribers of the HS CAN network.

Based on the high symmetry of the CANH and CANL output signals, the TLE9250 provides a very low level of electromagnetic emission (EME) within a wide frequency range. The TLE9250 fulfills even stringent EMC test limits without additional external circuit, like a common mode choke for example.

The perfect transmitter symmetry combined with the optimized delay symmetry of the receiver enables the TLE9250 to support CAN FD data frames. Depending on the size of the network and the along coming parasitic effects the device supports bit rates up to 5 MBit/s.

Fail-safe features like overtemperature protection, output current limitation or the TxD time-out feature protect the TLE9250 and the external circuitry from irreparable damage.

Table of contents

1	Overview	1
	Table of contents	3
2	Block diagram	4
3	Pin configuration	5
3.1	Pin assignment	5
3.2	Pin definitions	5
4	High-speed CAN functional description	6
4.1	High-speed CAN physical layer	6
5	Modes of operation	8
5.1	Normal-operating mode	9
5.2	Receive-only mode	9
5.3	Power-save mode	9
5.4	Power-down state	10
6	Changing the mode of operation	11
6.1	Power-up and power-down	11
6.2	Mode change by the NEN and NRM pins	13
7	Fail safe functions	14
7.1	Short circuit protection	14
7.2	Unconnected logic pins	14
7.3	TxD time-out function	14
7.4	Overtemperature protection	15
7.5	Delay time for mode change	15
8	General product characteristics	16
8.1	Absolute maximum ratings	16
8.2	Functional range	17
8.3	Thermal resistance	17
9	Electrical characteristics	18
9.1	Functional device characteristics	18
9.2	Diagrams	23
10	Application information	24
10.1	ESD robustness according to IEC61000-4-2	24
10.2	Application example	24
10.3	Further application information	25
11	Package outline	26
12	Revision history	27

Block diagram

2 Block diagram




Figure 1 Functional block diagram

Pin configuration

3 Pin configuration

3.1 Pin assignment




Figure 2 Pin configuration

3.2 Pin definitions

Table 1 Pin definitions and functions

Pin No.	Symbol	Function
1	TxD	Transmit Data Input; Internal pull-up to V _{CC} , “low” for “dominant” state.
2	GND	Ground
3	V _{CC}	Transmitter Supply Voltage; 100 nF decoupling capacitor to GND required.
4	RxD	Receive Data Output; “low” in “dominant” state.
5	NRM	Not Receive-Only Input; Control input for selecting Receive-only mode, Internal pull-up to V _{CC} , “low” for receive-only mode.
6	CANL	CAN Bus Low Level I/O; “low” in “dominant” state.
7	CANH	CAN Bus High Level I/O; “high” in “dominant” state.
8	NEN	Not Enable Input; Internal pull-up to V _{CC} , “low” for Normal-operating mode or Receive-only mode.
PAD	–	Connect to PCB heat sink area. Do not connect to other potential than GND.

4 High-speed CAN functional description

HS CAN is a serial bus system that connects microcontrollers, sensors and actuators for real-time control applications. The use of the Controller Area Network (abbreviated CAN) within road vehicles is described by the international standard ISO 11898. According to the 7-layer OSI reference model the physical layer of a HS CAN bus system specifies the data transmission from one CAN node to all other available CAN nodes within the network. The physical layer specification of a CAN bus system includes all electrical specifications of a CAN network. The CAN transceiver is part of the physical layer specification. Several different physical layer standards of CAN networks have been developed in recent years. The TLE9250 is a high-speed CAN transceiver with a dedicated bus wake-up function as defined in the latest ISO 11898-2 HS CAN standard.

4.1 High-speed CAN physical layer




Figure 3 High-speed CAN bus signals and logic signals

High-speed CAN functional description

The TLE9250 is a high-speed CAN transceiver, operating as an interface between the CAN controller and the physical bus medium. A HS CAN network is a two wire, differential network which allows data transmission rates up to 5 MBit/s. The characteristic for a HS CAN network are the two signal states on the CAN bus: “dominant” and “recessive” (see [Figure 3](#)).

The CANH and CANL pins are the interface to the CAN bus and both pins operate as an input and output. The RxD and TxD pins are the interface to the microcontroller. The pin TxD is the serial data input from the CAN controller, the RxD pin is the serial data output to the CAN controller. As shown in [Figure 1](#), the HS CAN transceiver TLE9250 includes a receiver and a transmitter unit, allowing the transceiver to send data to the bus medium and monitor the data from the bus medium at the same time. The HS CAN transceiver TLE9250 converts the serial data stream which is available on the transmit data input TxD, into a differential output signal on the CAN bus, provided by the CANH and CANL pins. The receiver stage of the TLE9250 monitors the data on the CAN bus and converts them to a serial, single-ended signal on the RxD output pin. A logical “low” signal on the TxD pin creates a “dominant” signal on the CAN bus, followed by a logical “low” signal on the RxD pin (see [Figure 3](#)). The feature, broadcasting data to the CAN bus and listening to the data traffic on the CAN bus simultaneously is essential to support the bit-to-bit arbitration within CAN networks.

The voltage levels for HS CAN transceivers are defined in ISO 11898-2. Whether a data bit is “dominant” or “recessive” depends on the voltage difference between the CANH and CANL pins:

$$V_{\text{Diff}} = V_{\text{CANH}} - V_{\text{CANL}}$$

To transmit a “dominant” signal to the CAN bus the amplitude of the differential signal V_{Diff} is higher than or equal to 1.5 V. To receive a “recessive” signal from the CAN bus the amplitude of the differential V_{Diff} is lower than or equal to 0.5 V.

“Partially-supplied” high-speed CAN networks are those where the CAN bus nodes of one common network have different power supply conditions. Some nodes are connected to the common power supply, while other nodes are disconnected from the power supply and in power-down state. Regardless of whether the CAN bus subscriber is supplied or not, each subscriber connected to the common bus media must not interfere with the communication. The TLE9250 is designed to support “partially-supplied” networks. In power-down state, the receiver input resistors are switched off and the transceiver input has a high resistance.

For permanently supplied ECU's, the HS CAN transceiver TLE9250 provides a Power-save mode. In Power-save mode, the power consumption of the TLE9250 is optimized to a minimum.

The voltage level on the digital input TxD and the digital output RxD is determined by the power supply level at the V_{CC} pin. Depending on the voltage level at the V_{CC} pin, the signal levels on the logic pins (STB, TxD and RxD) are compatible with microcontrollers having a 5 V I/O supply.

Modes of operation

5 Modes of operation

The TLE9250 supports three different modes of operation (see [Figure 4](#) and [Table 2](#)):

- Normal-operating mode
- Power-save mode
- Receive-only mode

Mode changes are either triggered by the mode selection input pin NEN and NRM . An undervoltage event on the supply V_{CC} powers down the TLE9250.




Figure 4 Mode state diagram

Table 2 Modes of operation

Mode	NEN	NRM	V _{CC}	Bus Bias	Transmitter	Normal-mode Receiver
Normal-operating	"low"	"on"	"on"	$V_{CC}/2$	"on"	"on"
Power-save	"high"	"X"	"on"	floating	"off"	"off"
Receive-only	"X"	"on"	"on"	$V_{CC}/2$	"off"	"on"
Power-down state	"X"	"X"	"off"	floating	"off"	"off"

Modes of operation

5.1 Normal-operating mode

In Normal-operating mode the transceiver TLE9250 sends and receives data from the HS CAN bus. All functions are active (see also [Figure 4](#) and [Table 2](#)):

- The transmitter is active and drives the serial data stream on the TxD input pin to the bus pins CANH and CANL.
- The normal-mode receiver is active and converts the signals from the bus to a serial data stream on the RxD output.
- The RxD output pin indicates the data received by the normal-mode receiver.
- The bus biasing is connected to $V_{CC}/2$.
- The NEN and NRM input pin is active and changes the mode of operation.
- The TxD time-out function is enabled and disconnects the transmitter in case a time-out is detected.
- The overtemperature protection is enabled and disconnects the transmitter in case an overtemperature is detected.
- The undervoltage detection on V_{CC} is enabled and powers down the device in case of detection.

Normal-operating mode is entered from Power-save mode and Receive-only mode, when the NEN input pin is set to logical “low” and NRM input pin is set to logical “low”.

Normal-operating mode can only be entered when all supplies are available:

- The transmitter supply V_{CC} is available ($V_{CC} > V_{CC(UV,R)}$).

5.2 Receive-only mode

In Receive-only mode the transmitter is disabled and the receiver is enabled. The TLE9250 can receive data from the bus, but cannot send any message (see also [Figure 4](#) and [Table 2](#)):

- The transmitter is disabled and the data available on the TxD input is blocked.
- The normal-mode receiver is enabled.
- The RxD output pin indicates the data received by the normal-mode receiver.
- The bus biasing is connected to $V_{CC}/2$.
- The NEN and NRM input pins are active and change the mode of operation to Normal-operating mode or Power-save mode.
- The TxD time-out function is disabled.
- The overtemperature protection is disabled.
- The undervoltage detection on V_{CC} is active and powers down the device in case of detection.
- Receive-only mode can only be entered when V_{CC} ($V_{CC} > V_{CC(UV,R)}$) is available.

5.3 Power-save mode

In Power-save mode the transmitter and receiver are disabled. (see also [Figure 4](#) and [Table 2](#)):

- The transmitter is disabled and the data available on the TxD input is blocked.
- The receiver is disabled and the data available on the bus is blocked.
- The RxD output pin is permanently set to logical “high”.
- The bus biasing is floating.
- The NEN and NRM input pins are active and change the mode of operation to Normal-operating mode or Receive-only mode.
- The overtemperature protection is disabled.

Modes of operation

- The undervoltage detection on V_{CC} is enabled and powers down the device in case of detection.

5.4 Power-down state

Independent NRM and NEN input pins the TLE9250 is powered down if the supply voltage $V_{CC} <$ (see [Figure 4](#)). In the power-down state the differential input resistors of the receiver are switched off. The CANH and CANL bus interface of the TLE9250 is floating and acts as a high-impedance input with a very small leakage current. The high-ohmic input does not influence the “recessive” level of the CAN network and allows an optimized EME performance of the entire HS CAN network. In power-down state the transceiver is an invisible node to the bus.

6 Changing the mode of operation

6.1 Power-up and power-down

The HS CAN transceiver TLE9250 powers up by applying the supply voltage V_{CC} to the device ($V_{CC} > V_{CC(U,R)}$). After powering up, the device enters one out of three operating modes (see [Figure 5](#) and [Figure 6](#)).

Depending on the condition of the mode selection pin NEN and NRM the device can enter every mode of operation after the power-up:

- The NEN input is set to “low” and NRM input is set to “high” - Normal-operating mode
- The NEN input is set to “high” - Power-save mode
- The NEN input is set to “low” and NRM input is set to “low” - Receive-only mode

The device TLE9250 powers down when the V_{CC} supply falls below the undervoltage detection threshold ($V_{CC} < V_{CC(U,F)}$). The power-down detection is active in every mode of operation.




Figure 5 Power-up and power-down

Changing the mode of operation




Figure 6 Power-up and power-down timings

Changing the mode of operation

6.2 Mode change by the NEN and NRM pins

When the TLE9250 is supplied with the digital voltage V_{CC} the internal logic works and mode change by the mode selection pins NEN and NRM is possible.

By default the NRM input pin and the NEN input pin are logical “high” due to the internal pull-up current source to V_{CC} .

Changing the NEN input pin to logical “low” in Power-save mode triggers a mode change to Normal-operating mode (see [Figure 7](#)). To enter Normal-operating mode the NRM input pin has to be logical “high” and the transmitter supply V_{CC} needs to be available.

Receive-only mode can be entered from Normal-operating mode and Power-save mode by setting the NRM pin to logical “low”. To enter Receive-only mode the NEN input pin and the NRM input pin has to be logical “low” and the transmitter supply V_{CC} needs to be available. The device remains in Power-save mode independently of state of the NRM input pin.




Figure 7 Mode selection by the NEN and NRM pins

7 Fail safe functions

7.1 Short circuit protection

The CANH and CANL bus pins are proven to cope with a short circuit fault against GND and against the supply voltages. A current limiting circuit protects the transceiver against damages. If the device is heating up due to a continuous short on the CANH or CANL, the internal overtemperature protection switches off the bus transmitter.

7.2 Unconnected logic pins

All logic input pins have an internal pull-up current source to V_{CC} . In case the V_{CC} supply is activated and the logical pins are open, the TLE9250 enters into the Power-save mode by default.

7.3 TxD time-out function

The TxD time-out feature protects the CAN bus against permanent blocking in case the logical signal on the TxD pin is continuously “low”. A continuous “low” signal on the TxD pin might have its root cause in a locked-up microcontroller or in a short circuit on the printed circuit board, for example.

In Normal-operating mode, a logical “low” signal on the TxD pin for the time $t > t_{TxD}$ enables the TxD time-out feature and the TLE9250 disables the transmitter (see [Figure 8](#)). The receiver is still active and the data on the bus continues to be monitored by the RxD output pin.




Figure 8 TxD time-out function

Figure 8 illustrates how the transmitter is deactivated and activated again. A permanent “low” signal on the TxD input pin activates the TxD time-out function and deactivates the transmitter. To release the transmitter after a TxD time-out event, the TLE9250 requires a signal change on the TxD input pin from logical “low” to logical “high”.

7.4 Overtemperature protection

The TLE9250 has an integrated overtemperature detection to protect the TLE9250 against thermal overstress of the transmitter. The overtemperature protection is only active in Normal-operating mode. In case of an overtemperature condition, the temperature sensor will disable the transmitter while the transceiver remains in Normal-operating mode. After the device has cooled down the transmitter is activated again (see [Figure 9](#)). A hysteresis is implemented within the temperature sensor.




Figure 9 Overtemperature protection

7.5 Delay time for mode change

The HS CAN transceiver TLE9250 changes the mode of operation within the time window t_{Mode} . During the mode change from Power-save mode to non-low power mode the Rx D output pin is permanently set to logical “high” and does not reflect the status on the CANH and CANL input pins.

After the mode change is completed, the transceiver TLE9250 releases the Rx D output pin.

8 General product characteristics

8.1 Absolute maximum ratings

Table 3 Absolute maximum ratings voltages, currents and temperatures¹⁾

All voltages with respect to ground; positive current flowing into pin;
(unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Voltages							
Transmitter supply voltage	V_{CC}	-0.3	–	6.0	V	–	P_8.1.1
CANH and CANL DC voltage versus GND	V_{CANH}	-40	–	40	V	–	P_8.1.3
Differential voltage between CANH and CANL	V_{CAN_Diff}	-40	–	40	V	–	P_8.1.4
Voltages at the digital I/O pins: NEN, NRM, RxD, TxD	V_{MAX_IO1}	-0.3	–	6.0	V	–	P_8.1.5
Voltages at the digital I/O pins: NEN, NRM, RxD, TxD	V_{MAX_IO2}	-0.3	–	$V_{CC} + 0.3$	V	–	P_8.1.6
Currents							
RxD output current	I_{RxD}	-5	–	5	mA	–	P_8.1.7
Temperatures							
Junction temperature	T_j	-40	–	150	°C	–	P_8.1.8
Storage temperature	T_S	-55	–	150	°C	–	P_8.1.9
ESD Resistivity							
ESD immunity at CANH, CANL versus GND	$V_{ESD_HBM_CAN}$	-8	–	8	kV	HBM (100 pF via 1.5 kΩ) ²⁾	P_8.1.11
ESD immunity at all other pins	$V_{ESD_HBM_ALL}$	-2	–	2	kV	HBM (100 pF via 1.5 kΩ) ²⁾	P_8.1.12
ESD immunity all pins	V_{ESD_CDM}	-750	–	750	V	CDM ³⁾	P_8.1.13

1) Not subject to production test, specified by design

2) ESD susceptibility, Human Body Model “HBM” according to ANSI/ESDA/JEDEC JS-001

3) ESD susceptibility, Charge Device Model “CDM” according to EIA/JESD22-C101 or ESDA STM5.3.1

Note: Stresses above the ones listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as “outside” normal-operating range. Protection functions are not designed for continuous repetitive operation.

General product characteristics

8.2 Functional range

Table 4 Functional range

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Supply Voltages							
Transmitter supply voltage	V _{CC}	4.5	–	5.5	V	–	P_8.2.1
Thermal Parameters							
Junction temperature	T _J	-40	–	150	°C	1)	P_8.2.3

1) Not subject to production test, specified by design.

Note: Within the functional range the IC operates as described in the circuit description. The electrical characteristics are specified within the conditions given in the related electrical characteristics table.

8.3 Thermal resistance

Note: This thermal data was generated in accordance with JEDEC JESD51 standards. For more information, please visit www.jedec.org.

Table 5 Thermal resistance¹⁾

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Thermal Resistances							
Junction to Ambient PG-TSON-8	R_{thJA_TSON8}	–	65	–	K/W	2)	P_8.3.1
Junction to Ambient PG-DSO-8	R_{thJA_DSO8}	–	120	–	K/W	2)	P_8.3.2

Thermal Shutdown (junction temperature)

Thermal shutdown temperature, rising	T_{JSD}	170	180	190	°C	temperature falling: Min. 150°C	P_8.3.3
Thermal shutdown hysteresis	ΔT	5	10	20	K		P_8.3.4

1) Not subject to production test, specified by design

2) Specified R_{thJA} value is according to Jedec JESD51-2,-7 at natural convection on FR4 2s2p board. The product (TLE9250) was simulated on a 76.2 x 114.3 x 1.5 mm board with 2 inner copper layers (2 x 70µm Cu, 2 x 35µm Cu)

Electrical characteristics

9 Electrical characteristics

9.1 Functional device characteristics

Table 6 Electrical characteristics

4.5 V < V_{CC} < 5.5 V; $R_L = 60 \Omega$; $-40^\circ\text{C} < T_j < 150^\circ\text{C}$; all voltages with respect to ground; positive current flowing into pin; unless otherwise specified.

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Current Consumption							
Current consumption at V_{CC} Normal-operating, “recessive” state	I_{CC_R}	–	2	4	mA	$V_{TxD} = V_{CC}$, $V_{NEN} = 0\text{ V}$; $V_{NRM} = V_{CC}$ $V_{Diff} = 0V$;	P_9.1.1
Current consumption at V_{CC} Normal-operating mode, “dominant” state	I_{CC_D}	–	38	60	mA	$V_{TxD} = V_{NEN} = 0\text{ V}$; $V_{NRM} = V_{CC}$;	P_9.1.2
Current consumption at V_{CC} Power-save mode	$I_{CC(PSM)}$	–	–	20	μA	$V_{TxD} = V_{NEN} = V_{CC}$;	P_9.1.4
Current consumption at V_{CC} Receive-only mode	$I_{CC(ROM)}$			2.5	mA	$V_{NRM} = V_{NEN} = 0\text{ V}$, $V_{CC,UV} < V_{CC} < 5.5V$;	P_9.1.8
Supply resets							
V_{CC} undervoltage monitor rising edge	$V_{CC(UV,R)}$	3.8	4.35	4.5	V	–	P_9.1.12
V_{CC} undervoltage monitor falling edge	$V_{CC(UV,F)}$	3.8	4.25	4.5	V	–	P_9.1.13
V_{CC} undervoltage monitor hysteresis	$V_{CC(UV,H)}$	–	100	–	mV	¹⁾	P_9.1.14
V_{CC} delay time power-up	t_{PON}	–	–	280	μs	¹⁾ (see Figure 6);	P_9.1.19
V_{CC} delay time power-down	t_{POFF}	–	–	100	μs	¹⁾ (see Figure 6);	P_9.1.20
Receiver output RxD							
“High” level output current	$I_{RxD,H}$	–	-4	-1	mA	$V_{RxD} = V_{CC} - 0,4\text{ V}$; $V_{Diff} < 0,5V$	P_9.1.21
“Low” level output current	$I_{RxD,L}$	1	4	–	mA	$V_{RxD} = 0.4\text{ V}$; $V_{Diff} > 0,9V$	P_9.1.22
Transmission input TxD							
“High” level input voltage threshold	$V_{TxD,H}$	–	0.5 × V_{CC}	0.7 × V_{CC}	V	“recessive” state;	P_9.1.26
“Low” level input voltage threshold	$V_{TxD,L}$	0.3 × V_{CC}	0.4 × V_{CC}	–	V	“dominant” state;	P_9.1.27
Input hysteresis	$V_{HYS(TxD)}$	–	200	–	mV	¹⁾	P_9.1.28
“High” level input current	$I_{TxD,H}$	-2	–	2	μA	$V_{TxD} = V_{CC}$;	P_9.1.29
“Low” level input current	$I_{TxD,L}$	-200	–	-20	μA	$V_{TxD} = 0\text{ V}$;	P_9.1.30
Input capacitance	C_{TxD}	–	–	10	pF	¹⁾	P_9.1.31

Electrical characteristics

Table 6 Electrical characteristics (cont'd)

4.5 V < V_{CC} < 5.5 V; $R_L = 60 \Omega$; $-40^\circ\text{C} < T_j < 150^\circ\text{C}$; all voltages with respect to ground; positive current flowing into pin; unless otherwise specified.

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
TxD permanent “dominant” time-out, optional	t_{TxD}	1	–	4	ms	Normal-operating mode;	P_9.1.32
NRM and NEN input							
“High” level input voltage threshold	$V_{\text{NRM,H/NEN,H}}$	–	$0.5 \times V_{CC}$	$0.7 \times V_{CC}$	V	Power-save mode;	P_9.1.36
“Low” level input voltage threshold	$V_{\text{NRM,L/NEN,L}}$	$0.3 \times V_{CC}$	$0.4 \times V_{CC}$	–	V	Normal-operating mode;	P_9.1.37
“High” level input current	$I_{\text{NRM,H/NEN,H}}$	-2	–	2	μA	$V_{\text{NRMNEN}} = V_{CC}$;	P_9.1.38
“Low” level input current	$I_{\text{NRM,L/NEN,L}}$	-200	–	-20	μA	$V_{\text{NRMNEN}} = 0 \text{ V}$;	P_9.1.39
Input hysteresis	$V_{\text{HYS(NRM)(NEN)}}$	–	200	–	mV	¹⁾	P_9.1.42
Input capacitance	$C_{(\text{NRM})(\text{NEN})}$	–	–	10	pF	¹⁾	P_9.1.43

Electrical characteristics

Table 6 Electrical characteristics (cont'd)

4.5 V < V_{CC} < 5.5 V; $R_L = 60 \Omega$; $-40^\circ\text{C} < T_j < 150^\circ\text{C}$; all voltages with respect to ground; positive current flowing into pin; unless otherwise specified.

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Bus receiver							
Differential range “dominant” Normal-operating mode	$V_{\text{Diff_D_Range}}$	0.9	–	8.0	V	$-12\text{V} \leq V_{\text{CMR}} \leq 12\text{V}$;	P_9.1.46
Differential range “recessive” Normal-operating mode	$V_{\text{Diff_R_Range}}$	-3.0	–	0.5	V	$-12\text{V} \leq V_{\text{CMR}} \leq 12\text{V}$;	P_9.1.48
Differential receiver hysteresis Normal-operating mode	$V_{\text{Diff,hys}}$		30		mV	¹⁾	P_9.1.49
Common mode range	CMR	-12	–	12	V	–	P_9.1.52
Single ended internal resistance	$R_{\text{CAN_H}},$ $R_{\text{CAN_L}}$	6	–	50	k Ω	“recessive” state”, $-2\text{V} \leq V_{\text{CANH}} \leq 7\text{V}$; $-2\text{V} \leq V_{\text{CANL}} \leq 7\text{V}$;	P_9.1.53
Differential internal resistance	R_{Diff}	12	–	100	k Ω	“recessive” state”, $-2\text{V} \leq V_{\text{CANH}} \leq 7\text{V}$; $-2\text{V} \leq V_{\text{CANL}} \leq 7\text{V}$;	P_9.1.54
Input resistance deviation between CANH and CANL	ΔR_{i}	-3	–	3	%	¹⁾ “recessive” state”, $V_{\text{CANH}} = V_{\text{CANL}} = 5\text{V}$;	P_9.1.55
Input capacitance CANH, CANL versus GND	C_{In}	–	20	40	pF	¹⁾	P_9.1.56
Differential input capacitance	C_{InDiff}	–	10	20	pF	¹⁾	P_9.1.57
Bus transmitter							
CANL, CANH “recessive” output voltage Normal-operating mode	$V_{\text{CANL,H}}$	2.0	2.5	3.0	V	$V_{\text{TxD}} = V_{\text{CC}}$ no load;	P_9.1.58
CANH, CANL “recessive” output voltage difference Normal-operating mode	$V_{\text{Diff_R_NM}} =$ $V_{\text{CANH}} -$ V_{CANL}	-500	–	50	mV	$V_{\text{TxD}} = V_{\text{CC}}$, no load;	P_9.1.59
CANL “dominant” output voltage Normal-operating mode	V_{CANL}	0.5	–	2.25	V	$V_{\text{TxD}} = 0\text{V}$; $50\ \Omega < R_{\text{L}} < 65\ \Omega$, $4.75\text{V} < V_{\text{CC}} < 5.25\text{V}$;	P_9.1.60
CANH “dominant” output voltage Normal-operating mode	V_{CANH}	2.75	–	4.5	V	$V_{\text{TxD}} = 0\text{V}$; $50\ \Omega < R_{\text{L}} < 65\ \Omega$, $4.75\text{V} < V_{\text{CC}} < 5.25\text{V}$;	P_9.1.61
Differential voltage “dominant” Normal-operating mode $V_{\text{Diff}} = V_{\text{CANH}} - V_{\text{CANL}}$	$V_{\text{Diff_D_NM}}$	1.5	2.0	3.0	V	$V_{\text{TxD}} = 0\text{V}$, $50\ \Omega < R_{\text{L}} < 65\ \Omega$, $4.75\text{V} < V_{\text{CC}} < 5.25\text{V}$;	P_9.1.62
Differential voltage “dominant” extended bus load Normal-operating mode	$V_{\text{Diff_EXT_BL}}$	1.4	2.0	3.3	V	$V_{\text{TxD}} = 0\text{V}$, $45\ \Omega < R_{\text{L}} < 70\ \Omega$, $4.75\text{V} < V_{\text{CC}} < 5.25\text{V}$;	P_9.1.63

Electrical characteristics

Table 6 Electrical characteristics (cont'd)

4.5 V < V_{CC} < 5.5 V; $R_L = 60 \Omega$; $-40^\circ\text{C} < T_j < 150^\circ\text{C}$; all voltages with respect to ground; positive current flowing into pin; unless otherwise specified.

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Differential voltage “dominant” high extended bus load Normal-operating mode	$V_{\text{Diff_HEXT_BL}}$	1.5	–	5.0	V	$V_{\text{TxD}} = 0 \text{ V}$, $R_L = 2240 \Omega$, $4.75 \text{ V} < V_{CC} < 5.25 \text{ V}$, static behavior; ¹⁾	P_9.1.64
Driver symmetry ($V_{\text{SYM}} = V_{\text{CANH}} + V_{\text{CANL}}$)	V_{SYM}	$0.9 \times V_{CC}$	$1.0 \times V_{CC}$	$1.1 \times V_{CC}$	V	^{1) 2)} $C_1 = 4.7 \text{ nF}$	P_9.1.67
CANL short circuit current	I_{CANLsc}	40	75	115	mA	$V_{\text{CANLshort}} = 18 \text{ V}$, $t < t_{\text{TxD}}$, $V_{\text{TxD}} = 0 \text{ V}$;	P_9.1.68
CANH short circuit current	I_{CANHsc}	-115	-75	-40	mA	$V_{\text{CANHshort}} = -3 \text{ V}$, $t < t_{\text{TxD}}$, $V_{\text{TxD}} = 0 \text{ V}$;	P_9.1.70
Leakage current, CANH	$I_{\text{CANH,lk}}$	-5	–	5	μA	$V_{CC} = 0 \text{ V}$, $0 \text{ V} < V_{\text{CANH}} \leq 5 \text{ V}$, $V_{\text{CANH}} = V_{\text{CANL}}$;	P_9.1.71
Leakage current, CANL	$I_{\text{CANL,lk}}$	-5	–	5	μA	$V_{CC} = 0 \text{ V}$, $0 \text{ V} < V_{\text{CANL}} \leq 5 \text{ V}$, $V_{\text{CANH}} = V_{\text{CANL}}$;	P_9.1.72

Dynamic CAN-transceiver characteristics

Propagation delay TxD-to-RxD	t_{Loop}	80	–	255	ns	$C_1 = 0 \text{ pF}$, $C_2 = 100 \text{ pF}$, $C_{\text{RxD}} = 15 \text{ pF}$; (see Figure 11)	P_9.1.73
Propagation delay increased load TxD-to-RxD	$t_{\text{Loop_150}}$	80	–	330	ns	$C_1 = 0 \text{ pF}$, $C_2 = 100 \text{ pF}$, $C_{\text{RxD}} = 15 \text{ pF}$, $R_L = 150 \Omega$ ¹⁾	P_9.1.74

Electrical characteristics

Table 6 Electrical characteristics (cont'd)

4.5 V < V_{CC} < 5.5 V; $R_L = 60 \Omega$; $-40^\circ\text{C} < T_j < 150^\circ\text{C}$; all voltages with respect to ground; positive current flowing into pin; unless otherwise specified.

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Delay Times							
Delay time for mode change	t_{Mode}	–	–	20	μs	1)	P_9.1.79
CAN FD characteristics							
Received recessive bit width at 2 MBit/s	$t_{\text{Bit(RxD)}}_{2\text{M}}$	400	500	550	ns	$C_2 = 100 \text{ pF}$, $C_{\text{RxD}} = 15 \text{ pF}$, $t_{\text{Bit}} = 500 \text{ ns}$, (see Figure 12);	P_9.1.84
Received recessive bit width at 5 MBit/s	$t_{\text{Bit(RxD)}}_{5\text{M}}$	120	200	220	ns	$C_2 = 100 \text{ pF}$, $C_{\text{RxD}} = 15 \text{ pF}$, $t_{\text{Bit}} = 200 \text{ ns}$, (see Figure 12);	P_9.1.85
Transmitted recessive bit width at 2 MBit/s	$t_{\text{Bit(Bus)}}_{2\text{M}}$	435	500	530	ns	$C_2 = 100 \text{ pF}$, $C_{\text{RxD}} = 15 \text{ pF}$, $t_{\text{Bit}} = 500 \text{ ns}$, (see Figure 12);	P_9.1.86
Transmitted recessive bit width at 5 MBit/s	$t_{\text{Bit(Bus)}}_{5\text{M}}$	155	200	210	ns	$C_2 = 100 \text{ pF}$, $C_{\text{RxD}} = 15 \text{ pF}$, $t_{\text{Bit}} = 200 \text{ ns}$, (see Figure 12);	P_9.1.87
Receiver timing symmetry at 2 MBit/s $\Delta t_{\text{Rec}_2\text{M}} = t_{\text{Bit(RxD)}}_{2\text{M}} - t_{\text{Bit(Bus)}}_{2\text{M}}$	$\Delta t_{\text{Rec}_2\text{M}}$	-65	–	40	ns	$C_2 = 100 \text{ pF}$, $C_{\text{RxD}} = 15 \text{ pF}$, $t_{\text{Bit}} = 500 \text{ ns}$, (see Figure 12);	P_9.1.88
Receiver timing symmetry at 5 MBit/s $\Delta t_{\text{Rec}_5\text{M}} = t_{\text{Bit(RxD)}}_{5\text{M}} - t_{\text{Bit(Bus)}}_{5\text{M}}$	$\Delta t_{\text{Rec}_5\text{M}}$	-45	–	15	ns	$C_2 = 100 \text{ pF}$, $C_{\text{RxD}} = 15 \text{ pF}$, $t_{\text{Bit}} = 200 \text{ ns}$, (see Figure 12);	P_9.1.89

1) Not subject to production test, specified by design.

2) VSYM shall be observed during dominant and recessive state and also during the transition from dominant to recessive and vice versa, while TxD is stimulated by a square wave signal with a frequency of 1 MHz.

Electrical characteristics

9.2 Diagrams




Figure 10 Test circuit for dynamic characteristics




Figure 11 Timing diagrams for dynamic characteristics




Figure 12 Recessive bit time for five "dominant" bits followed by one "recessive" bit

10 Application information

10.1 ESD robustness according to IEC61000-4-2

Tests for ESD robustness according to IEC61000-4-2 “Gun test” (150 pF, 330 Ω) have been performed. The results and test conditions are available in a separate test report.

Table 7 ESD robustness according to IEC61000-4-2

Performed Test	Result	Unit	Remarks
Electrostatic discharge voltage at pin CANH and CANL versus GND	$\geq +11$	kV	¹⁾ Positive pulse
Electrostatic discharge voltage at pin CANH and CANL versus GND	≤ -11	kV	¹⁾ Negative pulse

1) Not subject to production test. ESD susceptibility “ESD GUN” according to GIFT / ICT paper: “EMC Evaluation of CAN Transceivers, version IEC TS62228”, section 4.3. (DIN EN61000-4-2)
Tested by external test facility (IBEE Zwickau, EMC test report Nr. 01-07-2017 and Nr. 06-08-17)

10.2 Application example




Figure 13 Application circuit

Application information

10.3 Further application information

- Existing application note of TLE9250: www.infineon.com/TLE9250-AN
- For further information you may visit: <http://www.infineon.com/automotive-transceiver>

Package outline

11 Package outline




Figure 14 PG-TSON-8 (Plastic Thin Small Outline Nonleaded)




Figure 15 PG-DSO-8 (Plastic Dual Small Outline)

Green product (RoHS compliant)

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. Green products are RoHS compliant (i.e. Pb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).

For further information on alternative packages, please visit our website:

<http://www.infineon.com/packages>.

Dimensions in mm

Revision history

12 Revision history

Revision	Date	Changes
1.0	2017-08-09	Data Sheet created

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2017-08-09

Published by

Infineon Technologies AG

81726 Munich, Germany

© 2017 Infineon Technologies AG.

All Rights Reserved.

Do you have a question about any aspect of this document?

Email: erratum@infineon.com

IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenhheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.