
TABLE OF CONTENTS

<u>Section</u>	<u>Page</u>
Electrical Specifications	4
Functional Description	11
Receiver	11
Limiting Amplifier	11
Clock and Data Recovery (CDR)	12
Deserialization	12
Auxiliary Clock Output	12
Data Squelch	12
Transmitter	13
DSPLL™ Clock Multiplier Unit	13
Serialization	13
Loop Timed Operation	14
Diagnostic Loopback	14
Bias Generation Circuitry	14
Voltage Reference Output	14
Transmit Differential Output Circuitry	15
Si5110 Pinout: 99-Pin BGA	16
Pin Descriptions: Si5110	18
Ordering Guide	23
Package Outline	24
Contact Information	26



Electrical Specifications

Table 1. Recommended Operating Conditions

Parameter	Symbol	Test Condition	Min*	Typ	Max*	Unit
Ambient Temperature	T_A		-40	25	85	°C
LVTTTL Output Supply Voltage	V_{DD33}		1.71	—	3.47	V
Si5110 Supply Voltage	V_{DD}		1.71	1.8	1.89	V

***Note:** All minimum and maximum specifications are guaranteed and apply across the recommended operating conditions. Typical values apply at nominal supply voltages and an operating temperature of 25°C unless otherwise stated.




Figure 1. Differential Voltage Measurement
(RXDIN, RXDOUT, RXCLK1, RXCLK2, TXDIN, TXDOUT, TXCLKOUT, TXCLK4OUT, TXCLK4IN)




Figure 2. Data to Clock Delay




Figure 3. I/O Rise/Fall Times

Table 2. DC Characteristics

(V_{DD} = 1.8 V ±5%, T_A = -40°C to 85°C)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Supply Current	I _{DD}		—	611	TBD	mA
Power Dissipation	P _D		—	1.0	TBD	W
Voltage Reference (VREF)	V _{REF}	VREF driving 10 kΩ load	1.21	1.25	1.29	V
Common Mode Input Voltage (RXDIN)	V _{ICM}		TBD	0.1	TBD	V
Differential Input Voltage Swing (RXDIN)	V _{ID}	See Figure 1	10	—	1.0	mV (pk-pk)
Common Mode Output Voltage (TXDOUT, TXCLKOUT)	V _{OCM}		.8	0.9	1.0	V
Differential Output Voltage Swing (TXDOUT, TXCLKOUT), Differential pk-pk	V _{OD}	See Figure 1	800	1000	1200	mV (pk-pk)
LVPECL Input Voltage HIGH (REFCLK)	V _{IH}		1.975	2.3	2.59	V
LVPECL Input Voltage LOW (REFCLK)	V _{IL}		1.32	1.6	1.99	V
LVPECL Input Voltage Swing, Differential pk-pk (REFCLK)	V _{ID}	Figure 1	250	—	2400	mV (pk-pk)
LVPECL Internally Generated Input Bias (REFCLK)	V _{IB}		1.6	1.95	2.3	V
LVDS Input High Voltage (TXDIN, TXCLK4IN)	V _{IH}		—	—	2.4	V
LVDS Input Low Voltage (TXDIN, TXCLK4IN)	V _{IL}		0.0	—	—	V
LVDS Input Voltage, Single Ended pk-pk (TXDIN, TXCLK4IN)	V _{ISE}		100	—	600	mV (pk-pk)
LVDS Output High Voltage (RXDOUT, RXCLK1, RXCLK2, TXCLK4OUT)	V _{OH1}	100 Ω Load Line-to-Line	TBD	—	1.475	mV
LVDS Output Low Voltage (RXDOUT, RXCLK1, RXCLK2, TXCLK4OUT)	V _{OL1}	100 Ω Load Line-to-Line	0.925	—	TBD	V
LVDS Output Voltage, Differential pk-pk (RXDOUT, RXCLK1, RXCLK2, TXCLK4OUT)	V _{OSE}	100 Ω Load Line-to-Line, Figure 1	500	—	800	mV (pk-pk)

Table 2. DC Characteristics (Continued)

($V_{DD} = 1.8\text{ V} \pm 5\%$, $T_A = -40^\circ\text{C}$ to 85°C)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
LVDS Common Mode Voltage (RXDOUT, RXCLK1, RXCLK2, TXCLK4OUT)	V_{CM}		1.125	—	1.275	V
Input Impedance (TXDIN, TXCLK4IN, REFCLK, RXDIN)	R_{IN}	Each input to common mode	42	50	58	Ω
Output Short to GND (RXDOUT, RXCLK1, RXCLK2, TXCLK4OUT, TXDOUT, TXCLKOUT)	$I_{SC(-)}$		—	25	TBD	mA
Output Short to V_{DD} (RXDOUT, RXCLK1, RXCLK2, TXCLK4OUT, TXDOUT, TXCLKOUT)	$I_{SC(+)}$		TBD	-100	—	μA
LVTTTL Input Voltage Low (RXMSBSEL, RXCLK2DIV, RXCLK2DSBL, RXSQLCH, REFSEL, LTR, RESET, MODE16 TXCLKDSBL, FIFORST, TXSQLCH, BWSEL, TXMSBSEL, DLBK, LLBK, LPTM)	V_{IL2}	$V_{DD33} = 3.3\text{ V}$	—	—	0.8	V
		$V_{DD33} = 1.8\text{ V}$	—	—	0.7	
LVTTTL Input Voltage High (RXMSBSEL, RXCLK2DIV, RXCLK2DSBL, RXSQLCH, REFSEL, LTR, RESET, MODE16 TXCLKDSBL, FIFORST, TXSQLCH, BWSEL, TXMSBSEL, DLBK, LLBK, LPTM)	V_{IH2}	$V_{DD33} = 3.3\text{ V}$	2.0	—	—	V
		$V_{DD33} = 1.8\text{ V}$	1.7			
LVTTTL Input Low Current (RXMSBSEL, RXCLK2DIV, RXCLK2DSBL, RXSQLCH, REFSEL, LTR, RESET, MODE16 TXCLKDSBL, FIFORST, TXSQLCH, BWSEL, TXMSBSEL, DLBK, LLBK, LPTM)	I_{IL}		—	—	10	μA
LVTTTL Input High Current (RXMSBSEL, RXCLK2DIV, RXCLK2DSBL, RXSQLCH, REFSEL, LTR, RESET, MODE16 TXCLKDSBL, FIFORST, TXSQLCH, BWSEL, TXMSBSEL, DLBK, LLBK, LPTM)	I_{IH}		—	—	10	μA
LVTTTL Input Impedance (RXMSBSEL, RXCLK2DIV, RXCLK2DSBL, RXSQLCH, REFSEL, LTR, RESET, MODE16 TXCLKDSBL, FIFORST, TXSQLCH, BWSEL, TXMSBSEL, DLBK, LLBK, LPTM)	R_{IN}		10	—	—	$\text{k}\Omega$
LVTTTL Output Voltage Low ($\overline{\text{LOS}}$, $\overline{\text{RXLOL}}$, $\overline{\text{FIFOERR}}$, $\overline{\text{TXLOL}}$)	V_{OL2}	$V_{DD33} = 1.8\text{ V}$	—	—	0.4	V
		$V_{DD33} = 3.3\text{ V}$	—	—	0.4	
LVTTTL Output Voltage High ($\overline{\text{LOS}}$, $\overline{\text{RXLOL}}$, $\overline{\text{FIFOERR}}$, $\overline{\text{TXLOL}}$)	V_{OH2}	$V_{DD33} = 1.8\text{ V}$	1.4	—	—	V
		$V_{DD33} = 3.3\text{ V}$	2.4	—	—	

Table 3. AC Characteristics (RXDIN, RXDOUT, RXCLK1, RXCLK2) $(V_{DD} = 1.8\text{ V} \pm 5\%, T_A = -40^\circ\text{C to } 85^\circ\text{C})$

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Output Clock Frequency (RXCLK1)	f_{clkout}	See Figure 2	—	622	667	MHz
Duty Cycle (RXCLK1, RXCLK2)		tch/tcp, Figure 2	45	—	55	%
Output Rise and Fall Times (RXCLK1, RXCLK2, RXDOUT)	t_R, t_F	Figure 3	—	50	—	ps
Data Invalid Prior to RXCLK1	t_{cq1}	Figure 2	—	—	200	ps
Data Invalid After RXCLK1	t_{cq2}	Figure 2	—	—	200	ps
Input Return Loss (RXIN)		100 kHz–2.5 GHz 2.5 GHz–4.0 GHz	18.7 TBD	— —	— —	dB dB
Slicing Adjust Dynamic Range		SLICELVL = 200–800 mV	–20	—	20	mV
Slicing Level Offset ¹ (referred to RXDIN)		SLICELVL = 200–800 mV	–500	—	500	μV
Slicing Level Accuracy		VSLICE	–5	—	5	%
Sampling Phase Adjustment ²		PHASEADJ = 200–800 mV	–22.5°	—	22.5°	
LOS Threshold Dynamic Range		LOSLVL = 200–800 mV	10	—	50	mV pk-pk
LOS Threshold Offset ³ (referred to RXDIN)		LOSLVL = 200–800 mV	–500	—	500	μV
LOS Threshold Accuracy		VLOS	–5	—	5	%

Note:

1. Slice level (referred to RXDIN) is calculated as follows: $VSLICE = (SLICE_LVL - 0.4 \cdot VREF)/15$.
2. Sample Phase Offset is calculated as follows: $PHASE\ OFFSET = 22.5^\circ (PHASEADJ - 0.4 \cdot VREF)/0.3$
3. LOS Threshold voltage (referred to RXDIN) is calculated as follows: $VLOS = 30\text{ mV} + (LOS_LVL - 0.4 \cdot VREF)/15$.



Table 4. AC Characteristics (TXCLK4OUT, TXCLK4IN, TXCLKOUT, TXDIN, TXDOUT)

($V_{DD} = 1.8\text{ V} \pm 5\%$, $T_A = -40^\circ\text{C}$ to 85°C)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
TXCLKOUT Frequency	f_{clkout}	Figure 2	—	2.5	2.7	GHz
TXCLKOUT Duty Cycle		tch/tcp, Figure 2	45	—	55	%
Output Rise Time (TXCLKOUT, TXDOUT)	t_R	Figure 3	—	25	—	ps
Output Fall Time (TXCLKOUT, TXDOUT)	t_F	Figure 3	—	25	—	ps
TXCLKOUT Setup to TXDOUT	t_{su}	Figure 2	25	—	—	ps
TXCLKOUT Hold From TXDOUT	t_{hd}	Figure 2	25	—	—	ps
Output Return Loss		100 kHz–2.5 GHz 2.5 GHz–4.0 GHz	TBD TBD	— —	— —	dB dB
TXCLK4OUT Frequency	f_{CLKIN}		—	622	667	MHz
TXCLK4OUT Duty Cycle		tch/tcp, Figure 2	40	—	60	%
TXCLK4OUT Rise & Fall Times	t_R, t_F		100	—	300	ps
TXDIN Setup to TXCLK4IN	t_{DSIN}		—	—	300	ps
TXDIN Hold from TXCLK4IN	t_{DHIN}		—	—	300	ps
TXCLK4IN Frequency	f_{CLKIN}		—	622	667	MHz
TXCLK4IN Duty Cycle		tch/tcp, Figure 2	40	—	60	%
TXCLK4IN Rise & Fall Times	t_R, t_F		100	—	300	ps

Table 5. AC Characteristics (Receiver PLL) $(V_{DD} = 1.8\text{ V} \pm 5\%, T_A = -40^\circ\text{C to } 85^\circ\text{C})$

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Jitter Tolerance	$J_{TOL(PP)}$	f = 600 Hz	15	30	—	UIpp
		f = 6000 kHz	1.5	3.0	—	UIpp
		f = 100 kHz	1.5	3.0	—	UIpp
		f = 1 MHz	0.15	0.3	—	UIpp
Acquisition Time	T_{AQ}		—	—	20	μs
Input Reference Clock Frequency	RC_{FREQ}	REFRATE = 1	—	155	167	MHz
		REFRATE = 0	—	78	83	MHz
Reference Clock Duty Cycle	RC_{DUTY}		40	50	60	%
Reference Clock Frequency Tolerance	RC_{TOL}		-100	—	100	ppm
Frequency Difference at which Receive PLL goes out of Lock (REFCLK compared to the divided down VCO clock)	LOL		TBD	600	1000	ppm
Frequency Difference at which Receive PLL goes into Lock (REFCLK compared to the divided down VCO clock)	LOCK		TBD	300	TBD	ppm

Note: Bellcore specifications: GR-1377-CORE, Issue 5, December 1998.

Table 6. AC Characteristics (Transmitter Clock Multiplier) $(V_{DD} = 1.8\text{ V} \pm 5\%, T_A = -40^\circ\text{C to } 85^\circ\text{C})$

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Jitter Generation	$J_{GEN(rms)}$	PRBS 23		0.005	TBD	UI_{RMS}
Jitter Transfer Bandwidth	J_{BW}	BWSEL = 0	—	—	6	kHz
		BWSEL = 1	—	—	25	kHz
Jitter Transfer Peaking			—	0.05	0.1	dB
Acquisition Time	T_{AQ}	Valid REFCLK	—	—	20	μs
Input Reference Clock Frequency	RC_{FREQ}	REFRATE = 1	—	155	167	MHz
		REFRATE = 0	—	78	84	MHz
Input Reference Clock Duty Cycle	RC_{DUTY}		40	—	60	%
Input Reference Clock Frequency Tolerance	RC_{TOL}		-100	—	100	ppm

Note: Bellcore specifications: GR-1377-CORE, Issue 5, December 1998.



Table 7. Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
DC Supply Voltage	V_{DD}	-0.5 to TBD	V
LVTTL Input Voltage	V_{DD33}	-0.5 to 3.6	V
Differential Input Voltages	V_{DIF}	-0.3 to ($V_{DD} + 0.3$)	V
Maximum Current any output PIN		±50	mA
Operating Junction Temperature	T_{JCT}	-55 to 150	°C
Storage Temperature Range	T_{STG}	-55 to 150	°C
Package Temperature (soldering 10 seconds)		275	°C
ESD HBM Tolerance (100 pf, 1.5 kΩ)		TBD	V

Note: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as specified in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 8. Thermal Characteristics

Parameter	Symbol	Test Condition	Value	Unit
Thermal Resistance Junction to Ambient	ϕ_{JA}	Still Air	38	°C/W

Functional Description

The Si5110 transceiver is a low power, fully integrated serializer/deserializer that provides significant margin to all SONET/SDH jitter specifications. The device operates from 2.5–2.7 Gbps making it suitable for OC-48/STM-16, and OC-48/STM-16 applications that use 15/14 forward error correction (FEC) coding. The low speed receive/transmit interface uses a low power parallel LVDS interface.

Receiver

The receiver within the Si5110 includes a precision limiting amplifier, jitter tolerant clock and data recovery unit (CDR), and 1:4 demultiplexer. In addition, programmable data slicing and sampling phase adjustment are provided to support bit-error-rate (BER) optimization for long haul applications.

Limiting Amplifier

The Si5110 incorporates a high sensitivity limiting amplifier with sufficient gain to directly accept the output of transimpedance amplifiers. High sensitivity is achieved by using a digital calibration algorithm to cancel out amplifier offsets. This algorithm achieves superior offset cancellation by using statistical averaging to remove noise that may degrade more traditional calibration routines.

The limiting amplifier provides sufficient gain to fully saturate with input signals that are less than 10 mV peak-to-peak differential. In addition, input signals that exceed 1 V peak-to-peak differential will not cause any performance degradation.

Loss-of-Signal (LOS) Detection

The limiting amplifier includes circuitry that generates a loss-of-signal (LOS) alarm when the input signal amplitude on RXDIN falls below an externally controlled threshold. The Si5110 can be configured to drive the $\overline{\text{LOS}}$ output low when the differential input amplitude drops below a threshold set between ~8 mV and 50 mV pk-pk differential. Approximately 3 dB of hysteresis prevents unnecessary switching on $\overline{\text{LOS}}$.

The LOS threshold is set by applying a voltage between 0.20 V and 0.80 V to the LOSLVL input. The voltage present on LOSLVL maps to an input signal threshold as follows:

$$V_{\text{LOS}} = \frac{(V_{\text{LOSLVL}} - 0.4 \times V_{\text{VREF}})}{15} + 30 \text{ mV}$$

V_{LOS} is the differential pk-pk LOS threshold referred to the RXDIN input, V_{LOSLVL} is the voltage applied to the LOSLVL pin, and V_{VREF} is reference voltage output on

the VREF pin.

The LOS detection circuitry is disabled by tying the LOSLVL input to the supply (VDD). This forces the LOS output high.

Slicing Level Adjustment

To support applications that require BER optimization, the limiting amplifier provides circuitry that supports adjustment of the 0/1 decision threshold (slicing level) over a range of ± 20 mV when referred to the internally biased RXDIN input. The slicing level is set by applying a voltage between 0.20 V and 0.80 V to the SLICELVL input. The voltage present on SLICELVL sets the slicing level as follows:

$$V_{\text{LEVEL}} = \frac{(V_{\text{SLICE}} - 0.4 \times V_{\text{VREF}})}{15}$$

V_{LEVEL} is the slicing level referred to the RXDIN input, V_{SLICE} is the voltage applied to the SLICE_LVL pin, and V_{VREF} is reference voltage output on the VREF pin.

The slicing level adjustment may be disabled by tying the SLICELVL input to the supply (VDD). When slicing is disabled, the slicing offset is set to 0.0 V relative to internally biased input common mode voltage for RXDIN.

Clock and Data Recovery (CDR)

The Si5110 uses an integrated CDR to recover clock and data from a non-return to zero (NRZ) signal input on RXDIN. The recovered data clock is used to regenerate the incoming data by sampling the output of the limiting amplifier at the center of the NRZ bit period. The recovered clock and data is then deserialized by a 1:4 demultiplexer and output via a LVDS compatible low speed interface (RXDOUT[3:0], RXCLK1, and RXCLK2).

Sample Phase Adjustment

In applications where it is not desirable to recover data by sampling in the center of the data eye, the Si5110 supports adjustment of the CDR sampling phase across the NRZ data period. When sample phase adjustment is enabled, the sampling instant used for data recovery can be moved over a range of $\pm 22.5^\circ$ relative to the center of the incoming NRZ bit period. Adjustment of the sampling phase is desirable when data eye distortions are introduced by the transmission medium.

The sample phase is set by applying a voltage between 0.20 V and 0.80 V to the PHASEADJ input. The voltage present on PHASEADJ maps to sample phase offset as follows:

$$\text{PhaseOffset} = \frac{22.5^\circ \times (V_{\text{PHASE}} - 0.4 \times V_{\text{REF}})}{0.30}$$

Phase Offset is the sampling offset in degrees from the center of the data eye, V_{PHASE} is the voltage applied to the PHASEADJ pin, and V_{REF} is reference voltage output on the VREF pin. A positive phase offset will adjust the sampling point to lead the default sampling point in the center of the data eye, and a negative phase offset will adjust the sampling point to lag the default sampling point.

Data recovery using a sampling phase offset is disabled by tying the PHASEADJ input to the supply (VDD). This forces a phase offset of 0° to be used for data recovery.

Receiver Lock Detect

The Si5110 provides lock-detect circuitry that indicates whether the PLL has achieved frequency lock with the incoming data. This circuit compares the frequency of a divided down version of the recovered clock with the frequency of the supplied reference clock (REFCLK). If the recovered clock frequency deviates from that of the reference clock by the amount specified in Table 5 on page 9, the PLL is declared out of lock, and the loss-of-lock (RXLOL) pin is asserted. In this state, the PLL will attempt to reacquire lock with the incoming data stream. During reacquisition, the recovered clock frequency (RXCLK1 and RXCLK2) will drift over a ± 1000 ppm range relative to the supplied reference clock. The RXLOL output will remain asserted until the recovered clock frequency is within the REFCLK frequency by the amount specified in Table 5 on page 9.

Lock-to-Reference

In applications where it is desirable to maintain a stable output clock during an alarm condition like loss-of-signal, the lock-to-reference input ($\overline{\text{LTR}}$) can be used to force a stable output clock. When LTR is asserted, the CDR is prevented from acquiring the data signal and the CDR will lock the RXCLKOUT1 and RXCLKOUT2 outputs to the provided REFCLK. In typical applications, the LOS output would be tied to the LTR input to force a stable output clock.

Deserialization

The Si5110 uses a 1:4 demultiplexer to deserialize the high speed input. The deserialized data is output on a 4-bit parallel data bus, RXDOUT[3:0], synchronous with the rising edge of RXCLK1. This clock output is derived by dividing down the recovered clock by a factor of 4.

Serial Input to Parallel Output Relationship

The Si5110 provides the capability to select the order in which the received serial data is mapped to the parallel output bus RXDOUT[3:0]. The mapping of the receive

bits to the output data word is controlled by the RXMSBSEL input. If RXMSBSEL is tied low, the first bit received is output on RXDOUT0 and the following bits are output in order on RXDOUT1 through RXDOUT3. If RXMSBSEL is tied high, the first bit received is output on RXDOUT3, and the following bits are output in order on RXDOUT2 through RXDOUT0.

Auxiliary Clock Output

To support the widest range of system timing configurations, a second clock output is provided on RXCLK2. This output can be configured to provide a clock equal to either the parallel output word rate or 1/4th the output word rate. The divide factor used to generate RXCLK2 is controlled via the RXCLKDIV2 input as described in the Pin Description table. In applications which do not use RXCLK2, this output can be powered down by forcing the RSCLK2DSBL input high.

Data Squelch

During some system error conditions, such as LOS, it may be desirable to force the receive data output to zero in order to avoid propagation of erroneous data into the downstream processing circuitry. In these applications, the Si5110 provides a data squelching control input, RXSQLCH. When this input is active low, the data on RXDOUT will be forced to 0. Data squelch is disabled if the device is operating in diagnostic loopback mode ($\overline{\text{DLBK}} = 0$).

Transmitter

The transmitter consists of a low jitter, clock multiplier unit (CMU) with a 4:1 serializer. The CMU uses a phase-locked loop (PLL) architecture based on Silicon Laboratories' proprietary DSPLL™ technology. This technology is used to generate ultra-low jitter clock and data outputs that provide significant margin to the SONET/SDH specifications. The DSPLL architecture also utilizes a digitally implemented loop filter that eliminates the need for external loop filter components. As a result, sensitive noise coupling nodes that typically cause degraded jitter performance in crowded PCB environments are removed.

The DSPLL also reduces the complexity and performance requirements of reference clock distribution strategies for OC-48/STM-16 optical port cards. This is possible because the DSPLL provides selectable wideband and narrowband loop filter settings that allow the user to set the jitter attenuation characteristics of the CMU to accommodate reference clock sources that have a high jitter content. Unlike traditional analog PLL implementations, the loop filter

bandwidth is controlled by a digital filter inside the DSPLL and can be changed without any modification to external components.

DSPLL™ Clock Multiplier Unit

The Si5110's clock multiplier unit (CMU) uses Silicon Laboratories proprietary DSPLL technology to generate a low jitter, high frequency clock source capable of producing a high speed serial clock and data output with significant margin to the SONET/SDH specifications. This is achieved by using a digital signal processing (DSP) algorithm to replace the loop filter commonly found in analog PLL designs. This algorithm processes the phase detector error term and generates a digital control value to adjust the frequency of the voltage controlled oscillator (VCO). Because external loop filter components are not required, sensitive noise entry points are eliminated, thus making the DSPLL less susceptible to board-level noise sources. Therefore, SONET/SDH jitter compliance is easier to attain in the application.

Programmable Loop Filter Bandwidth

The digitally implemented loop filter allows for two bandwidth settings that provide either wideband or narrowband jitter transfer characteristics. The filter bandwidth is selected via the BWSEL control input. In traditional PLL implementations, changing the loop filter bandwidth would require changing the values of external loop filter components.

In narrowband mode, a loop filter cutoff of 6 kHz is provided. This setting makes the Si5110 more tolerant to jitter on the reference clock source. As a result, the complexity of the clock distribution circuitry used to generate the physical layer reference clocks can be simplified without compromising jitter margin to the SONET/SDH specification.

In wideband mode, the loop filter provides a cutoff of 25 kHz. This setting is desirable in applications where the reference clock is provided by a low jitter source like the Si5364 Clock Synchronization IC or Si5320 Precision Clock Multiplier/Jitter Attenuator IC. This allows the DSPLL to more closely track the precision reference source resulting in the best possible jitter performance.

Serialization

The Si5110 includes serialization circuitry that combines a FIFO with a parallel to serial shift register. Low speed data on the parallel 4-bit input bus, TXDIN[3:0], is latched into the FIFO on the rising edge of TXCLK4IN. The data in the FIFO is loaded into the shift register by TXCLK4OUT, an output clock that is produced by

dividing down the high speed transmit clock, TXCLKOUT, by a factor of 4. The high-speed serial data stream is clocked out of the shift register by TXCLKOUT. The TXCLK4OUT clock output is provided to support data word transfers between the Si5110 and upstream devices using a counter clocking scheme.

Input FIFO

The Si5110 integrates a FIFO to decouple data transferred into the FIFO via TXCLK4IN from data transferred into the shift register via TXCLK4OUT. The FIFO is eight parallel words deep and accommodates any static phase delay that may be introduced between TXCLK4OUT and TXCLK4IN in counter clocking schemes. Further, the FIFO will accommodate a phase drift or wander between TXCLK4IN and TXCLK4OUT of up to three parallel data words.

The FIFO circuitry indicates an overflow or underflow condition by asserting FIFOERR high. This output can be used to recenter the FIFO read/write pointers by tying it directly to the FIFORST input. The Si5110 will also recenter the read/write pointers after the device's power on reset, external reset via $\overline{\text{RESET}}$, and each time the DSPLL transitions from an out of lock state to a locked state ($\overline{\text{TXL}}$ transitions from low to high).

Parallel Input To Serial Output Relationship

The Si5110 provides the capability to select the order in which data on the parallel input bus is transmitted serially. Data on this bus can be transmitted MSB first or LSB first depending on the setting of TXMSBSEL. If TXMSBSEL is tied low, TXDIN0 is transmitted first followed in order by TXDIN1 through TXDIN3. If TXMSBSEL is tied high, TXDIN3 is transmitted first followed in order by TXDIN2 through TXDIN0. This feature simplifies board routing when ICs are mounted on both sides of the PCB.

Transmit Data Squelch

To prevent the transmission of corrupted data into the network, the Si5110 provides a control pin that can be used to force TXDOUT to 0. By driving $\overline{\text{TXSQLCH}}$ low, the high speed serial output, TXDOUT will be forced to 0. Transmit data squelching is disabled when the device is in line loopback mode ($\overline{\text{LLBK}} = 0$).

Clock Disable

The Si5110 provides a clock disable pin, TXCLKDSBL, that is used to disable the high-speed serial data clock output, TXCLKOUT. When the TXCLKDSBL pin is asserted, the positive and negative terminals of CLKOUT are tied to 1.5 V through 50 Ω on-chip resistors. This feature is used to reduce power consumption in applications that do not use the high speed transmit data clock.

Loop Timed Operation

The Si5110 can be configured to provide SONET/SDH compliant loop timed operation. When LPTM is asserted high, the transmit clock and data timing is derived from the recovered clock output by the CDR. This is achieved by dividing down the recovered clock and using it as a reference source for the transmit CMU. This will produce a transmit clock and data that are locked to the timing recovered from the received data path. In this mode, a narrow band loop filter setting is recommended.

Diagnostic Loopback

The Si5110 supports diagnostic loopback which establishes a loopback path from the serializer output to the deserializer input. This provides a mechanism for looping back data input via the low speed transmit interface TXDIN to the low speed receive data interface RXDOUT. This mode is enabled by forcing DLBK low.

Line Loopback

The Si5110 supports line loopback which establishes a loopback path from the high speed receive input to the high speed transmit output. This provides a mechanism for looping back the high-speed clock and data recovered from RXDIN to the transmit data output TXDOUT and clock TXCLKOUT. This mode is enabled by forcing LLBK low.

Bias Generation Circuitry

The Si5110 makes use of two external resistors, RXREXT and TXREXT, to set internal bias currents for the receive and transmit sections of the Si5110. The external resistors allows precise generation of bias currents that significantly reduce power consumption. The bias generation circuitry requires 3.09 k Ω (1%) resistors connected between RXREXT/TXREXT and GND.

Reference Clock

The Si5110 is designed to operate with reference clock sources that are either 1/16th or 1/32nd the desired transceiver data rate. The device will support operation with data rates between ~2.5 Gbps and ~2.7 Gbps and the reference clock should be scaled accordingly. For example, to support 2.67 Gbps operation the reference clock source would be approximately 83 MHz or 167 MHz. The REFRATE input pin is used to configure the device for operation with one of the two supported reference clock submultiples of the data rate.

The Si5110 supports operation with two selectable

reference clock sources. The first configuration uses an externally provided reference clock that is input via REFCLK. The second configuration uses the parallel data clock, TXCLK4IN, as the reference clock source. When using TXCLK4IN as the reference source, the narrowband loop filter setting in the CMU may be preferable to remove jitter that may be present on the data clock. The selection of reference clock source is controlled via the REFSEL input.

The CMU in the Si5110's transmit section multiplies up the provided reference to the serial transmit data rate. When the CMU has achieved lock with the selected reference, the TXLLOL output will be driven high. The CDR in the receive section of the Si5110 uses a reference clock to center the PLL frequency so that it is close enough to the data frequency to achieve lock with the incoming data. When the CDR has locked to the data, RXLLOL is driven high.

Reset

The Si5110 is reset by holding the $\overline{\text{RESET}}$ pin low for at least 1 μs . When $\overline{\text{RESET}}$ is asserted low, the input FIFO pointers reset and the digital control circuitry initializes. When $\overline{\text{RESET}}$ transitions high to start normal operation, the CMU will be calibrated.

Voltage Reference Output

The Si5110 provides an output voltage reference that can be used by an external circuit to set the LOS threshold, slicing level, or sampling phase adjustment. One possible implementation would use a resistor divider to set the control voltage for LOSLVL, SLICELVL, or PHASEADJ. A second alternative would use a DAC to set the control voltage. Using this approach, VREF would be used to establish the range of a DAC output. The reference voltage is nominally 1.25 V.

Transmit Differential Output Circuitry

The Si5110 utilizes a current-mode logic (CML) architecture to drive the high speed serial output clock and data on TXCLKOUT and TXDOUT. An example of output termination with ac coupling is shown in Figure 4. In applications where direct dc coupling is possible, the 0.1 μF capacitors may be omitted. The differential peak-to-peak voltage swing of the CML architecture is listed in Table 2 on page 5.






Figure 4. CML Output Driver Termination (TXCLKOUT, TXDOUT)

Si5110 Pinout: 99 BGA



Bottom View

Figure 5. Si5110 Pin Configuration (Bottom View)



Top View

Figure 6. Si5110 Pin Configuration (Transparent Top View)

Si5110

Pin Descriptions: Si5110

Pin Number(s)	Name	I/O	Signal Level	Description
H6	BWSEL	I	LVTTL	Bandwidth Select DSPLL. This input selects loop bandwidth of the DSPLL. BWSEL = 0: Loop bandwidth set to 6 kHz. BWSEL = 1: Loop bandwidth set to 25 kHz.
H7	$\overline{\text{DLBK}}$	I	LVTTL	Diagnostic Loopback. When this input is active low the transmit clock and data are looped back for output on RXDOUT, RXCLK1 and RXCLK2. This pin should be held high for normal operation.
J5	FIFOERR	O	LVTTL	FIFO Error. This output is driven high when a FIFO overflow/underflow has occurred. This output will stick high until reset by asserting FIFORST.
H5	FIFORST	I	LVTTL	FIFO RESET. This input when asserted high resets the read/write FIFO pointers to their initial state.
B2, C2, D1, E2, E7-9, F2, F7-9, G1, H2, J2, K1	GND	GND		Supply Ground.
H8	$\overline{\text{LLBK}}$	I	LVTTL	Line Loopback. When this input is active low the recovered clock and data are looped back for output on TXDOUT, and TXCLKOUT. This pin should be held high for normal operation.
D2	$\overline{\text{LOS}}$	O	LVTTL	Loss-of-Signal. This output is driven low when the peak-to-peak signal amplitude is below threshold set via LOSLVL.
B3	LOSLVL	I		LOS Threshold Level. Applying an analog voltage to this pin allows adjustment of the Threshold used to declare LOS. Tying this input high disables LOS detection and forces the $\overline{\text{LOS}}$ output high.

Pin Number(s)	Name	I/O	Signal Level	Description
G8	LPTM	I	LVTTTL	Loop Timed Operation. When this input is forced high, the recovered clock from the receiver is divided down and used as the reference source for the transmit CMU. The narrowband setting for the DSPLL CMU will be sufficient to provide SONET compliant jitter generation and transfer on the transmit data and clock outputs (TXDOUT, TXCLK-OUT). This pin should be held low for normal operation.
C4	$\overline{\text{LTR}}$	I	LVTTTL	Lock-to-Reference. This input forces a stable output clock by locking RXCLK1 and RXCLK2 to the provided reference. Driving LTR low activates this feature.
B5	NC			No Connect. Reserved for device testing. Leave electrically unconnected.
K2	NC			No Connect. Reserved for device testing. Leave electrically unconnected.
A2	PHASEADJ	I		Sampling Phase Adjust. Applying an analog voltage to this pin allows adjustment of the sampling phase across the data eye. Tying this input high nominally centers the sampling phase.
E10, F10	REFCLK, $\overline{\text{REFCLK}}$	I	LVPECL	Differential Reference Clock. The reference clock sets the operating frequency of the PLL used to generate the high speed transmit clock. In addition, REFCLK sets the initial operating frequency used by the onboard PLL for clock and data recovery. The Si5110 will operate with reference clock frequencies that are either 1/16 or 1/32 the serial data rate (nominally 155 MHz or 78 MHz).
F3	REFRATE	I	LVTTTL	Reference Clock Select. This input configures the Si5110 to operate with one of two reference clock frequencies. If REFRATE is held high, the device requires a reference clock that is 1/16 the serial data rate. If REFRATE is low, a reference clock at 1/32 the serial data rate is required.
J7	REFSEL	I	LVTTTL	Reference Clock Selection. This inputs selects the reference clock source used by the CMU. When REFSEL = 0, the low speed data input clock, TXCLK4IN, is used as the CMU reference. When REFSEL = 1, the reference clock provided on REFCLK is used.



Pin Number(s)	Name	I/O	Signal Level	Description
E3	$\overline{\text{RESET}}$	I	LVTTTL	Device Reset. Forcing this input low for at least 1 μs will cause a device reset. For normal operation, this pin should be held high.
A6, B6, C5–6, D3, G3, H3, J3–4	RSVD_GND			Reserved Tie To Ground. Must tie directly to GND for proper operation.
B7–8	$\overline{\text{RXCLK1}}$, RXCLK1	O	LVDS	Differential Clock Output 1. The clock recovered from the signal present on RXDIN is divided down to the parallel output word rate and output on RXCLK1. In the absence of data, a stable clock on RXCLK1 can be maintained by asserting $\overline{\text{LTR}}$.
C8	RXCLK2DIV	I	LVTTTL	Clock Divider Select. This input selects the divide factor used to generate the RXCLK2 output. When this input is driven low, RXCLK2 is equal to the output word rate on RXDOUT. When driven high, RXCLK2 is 1/4th the output word rate.
C7	RXCLK2DSBL	I	LVTTTL	RXCLK2 Disable. Driving this input high will disable the RXCLK2 output. This would be used to save power in applications that do not require an auxiliary clock.
A7–8	$\overline{\text{RXCLK2}}$, RXCLK2	O	LVDS	Differential Clock Output 2. An auxiliary output clock is provided on this pin that is equivalent to, or a submultiple of, the output word rate. The divide factor used in generating RXCLK2 is set via RXCLK2DIV.
B1, C1	$\overline{\text{RXDIN}}$, RXDIN	I	High Speed Differential	Differential Data Input. Clock and data are recovered from the high speed data signal present on these pins.
A9–10, B9, B10, C9, C10, D9, D10	$\overline{\text{RXDOUT}}[3:0]$, RXDOUT[3:0]	O	LVDS	Differential Parallel Data Output. The data recovered from the signal present on RXDIN is demultiplexed and output as a 4-bit parallel word on RXDOUT[3:0]. These outputs are updated on the rising edge of RXCLK1.
C3	$\overline{\text{RXLOL}}$	O	LVTTTL	Loss-of-Lock. This output is driven low when the recovered clock frequency deviates from the reference clock by the amount specified in Table 5.

Pin Number(s)	Name	I/O	Signal Level	Description
D8	RXMSBSEL	I	LVTTTL	<p>Data Bus Receive Order.</p> <p>This determines the order of the received data bits on the output bus.</p> <p>For RXMSBSEL = 0, the first data bit received is output on RXDOUT[0] and following data bits are output on RDOUT[1] through RXDOUT[3].</p> <p>For RXMSBSEL = 1, the first data bit is output on RXDOUT[3] and following data bits are output on RXDOUT[2] through RXDOUT[0].</p>
A4	RXREXT			<p>External Bias Resistor.</p> <p>This resistor is used by the receiver circuitry to establish bias currents within the device. This pin must be connected to GND through a 3.09 kΩ (1%) resistor.</p>
A5	$\overline{\text{RXSQLCH}}$	I	LVTTTL	<p>Data Squelch.</p> <p>When this input is low the data on RXDOUT is forced to 0. Set high for normal operation.</p>
A3	SLICELVL	I		<p>Slicing Level Adjustment.</p> <p>Applying an analog voltage to this pin allows adjustment of the slicing level applied to the input data eye. Tying this input high nominally sets the slicing offset to 0.</p>
K7–8	$\overline{\text{TXCLK4IN}}$, TXCLK4IN	I	LVDS	<p>Differential Data Clock Input.</p> <p>The rising edge of this input clocks data present on TXDIN into the device.</p>
K5–6	$\overline{\text{TXCLK4OUT}}$, TXCLK4OUT	O	LVDS	<p>Divided Down Output Clock.</p> <p>This clock output is generated by dividing down the high speed output clock, TXCLKOUT, by a factor of 4. It is intended for use in counter clocking schemes that transfer data between the system ASIC and the Si5110.</p>
J8	TXCLKDSBL	I	LVTTTL	<p>High Speed Clock Disable.</p> <p>When this input is high, the output driver for TXCLKOUT is disabled. In applications that do not require the output data clock, the output clock driver should be disabled to save power.</p>
E1, F1	$\overline{\text{TXCLKOUT}}$, TXCLKOUT			<p>High Speed Clock Output.</p> <p>The high speed clock output, TXCLKOUT, is generated by the PLL in the clock multiplier unit. Its frequency is nominally 16 times or 32 times the selected reference source.</p>

Pin Number(s)	Name	I/O	Signal Level	Description
G9–10, H9–10, J9–10, K9–10	TXDIN[3:0], $\overline{\text{TXDIN}}[3:0]$	I	LVDS	Differential Parallel Data Input. The 4-bit data word present on these pins is multiplexed into a high speed serial stream and output on TXDOUT. The data on these inputs is clocked into the device by the rising edge of TXCLK4IN.
H1, J1	TXDOUT, $\overline{\text{TXDOUT}}$	O	CML	Differential High Speed Data Output. The 4-bit word input on TXDIN[3:0] is multiplexed into a high speed serial stream that is output on these pins. Input data is multiplexed in sequence from TXDIN0 to TXDIN3 with TXDIN0 transmitted first. This output is updated by the rising edge of TXCLKOUT.
K4	$\overline{\text{TXLOL}}$	O	LVTTL	CMU Loss-of-Lock. The output is asserted low when the CMU is not phase locked to the selected reference source.
H4	TXMSBSEL	I	LVTTL	Data Bus Transmit Order. For TXMSBSEL = 0, data on TXDIN[0] is transmitted first followed by TXDIN[1] through TXDIN[3]. For TXMSBSEL = 1, TXDIN[3] is transmitted first followed by TXDIN[2] through TXDIN[0].
K3	TXREXT			External Bias Resistor. This resistor is used by the transmitter circuitry to establish bias currents within the device. This pin must be connected to GND through a 3.09 k Ω (1%) resistor.
J6	$\overline{\text{TXSQLCH}}$	I	LVTTL	Transmit Data Squelch. If TXSQLCH is asserted low, the output data stream on TXDOUT will be forced to 0s. If TXSQLCH = 1, TX squelching is turned off.
D4–7, E4–6, F4–6, G4–7	VDD	VDD	1.8 V	Supply Voltage. Nominally 1.8 V.
G2	VDD33	VDD33	1.8 V or 3.3 V	Digital Output Supply. Must be tied to either 1.8 V or 3.3 V. When tied to 3.3 V, LVTTL compatible output voltage swings on $\overline{\text{RXLOL}}$, LOS, TXLOL, and FIFOERR are supported.
B4	VREF	O	Voltage Ref	Voltage Reference. The Si5110 provides an output voltage reference that can be used by an external circuit to set the LOS threshold, slicing level, or sampling phase adjustment. The equivalent resistance between this pin and GND should not be less than 10 k Ω . The reference voltage is nominally 1.25 V.

Ordering Guide

Table 9. Ordering Guide

Part Number	Package	Temperature
Si5110-BC	99 BGA	-40°C to 85°C

Package Outline

Figure 7 illustrates the package details for the Si5110. Table 10 lists the values for the dimensions shown in the illustration.




Figure 7. 99-Ball Grid Array (BGA)

Table 10. Package Diagram Dimensions

Symbol	Millimeters		
	Min	Nom	Max
A	1.30	1.40	1.50
A1	0.31	0.36	0.41
A2	0.65	0.70	0.75
b	—	0.46	—
D	—	11.00	—
E	—	11.00	—
e	—	1.00	—

NOTES:

Contact Information

Silicon Laboratories Inc.

4635 Boston Lane
Austin, TX 78735
Tel: 1+(512) 416-8500
Fax: 1+(512) 416-9669
Toll Free: 1+(877) 444-3032
Email: productinfo@silabs.com
Internet: www.silabs.com

The information in this document is believed to be accurate in all respects at the time of publication but is subject to change without notice. Silicon Laboratories assumes no responsibility for errors and omissions, and disclaims responsibility for any consequences resulting from the use of information included herein. Additionally, Silicon Laboratories assumes no responsibility for the functioning of undescribed features or parameters. Silicon Laboratories reserves the right to make changes without further notice. Silicon Laboratories makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Silicon Laboratories assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. Silicon Laboratories products are not designed, intended, or authorized for use in applications intended to support or sustain life, or for any other application in which the failure of the Silicon Laboratories product could create a situation where personal injury or death may occur. Should Buyer purchase or use Silicon Laboratories products for any such unintended or unauthorized application, Buyer shall indemnify and hold Silicon Laboratories harmless against all claims and damages.

Silicon Laboratories, Silicon Labs, SiPHY, and DSPLL are trademarks of Silicon Laboratories Inc.
Other products or brandnames mentioned herein are trademarks or registered trademarks of their respective holders.