Very Low Power/Voltage CMOS SRAM
256K x 16 or 512K x 8 bit switchable

BS616LV4020

■ FEATURES

- Very low operation voltage : 2.7 ~ 3.6V
- Very low power consumption :
  - Vcc = 3.0V C-grade: 20mA (Max.) operating current
  - I-grade : 25mA (Max.) operating current
  - 0.5uA (Typ.) CMOS standby current
- High speed access time :
  - -70 70ns (Max.) at Vcc=3.0V
  - -10 100ns (Max.) at Vcc=3.0V
- Automatic power down when chip is deselected
- Three state outputs and TTL compatible
- Fully static operation
- Data retention supply voltage as low as 1.5V
- Easy expansion with $\overline{CE1}$, CE2 and $\overline{OE}$ options
- I/O Configuration x8/x16 selectable by CIO, $\overline{LB}$ and $\overline{UB}$ pin

■ DESCRIPTION

The BS616LV4020 is a high performance, very low power CMOS Static Random Access Memory organized as 262,144 words by 16 bits or 524,288 bytes by 8 bits selectable by CIO pin and operates from a wide range of 2.7V to 3.6V supply voltage.

Advanced CMOS technology and circuit techniques provide both high speed and low power features with a typical CMOS standby current of 0.5uA and maximum access time of 70/100ns in 3V operation.

Easy memory expansion is provided by active HIGH chip enable2(CE2), active LOW chip enable1($\overline{CE1}$), active LOW output enable($\overline{OE}$) and three-state output drivers.


The BS616LV4020 has an automatic power down feature, reducing the power consumption significantly when chip is deselected.

The BS616LV4020 is available in DICE form and 48-pin BGA type.

■ PRODUCT FAMILY


PRODUCT FAMILY	OPERATING TEMPERATURE	Vcc RANGE	SPEED (ns)	POWER DISSIPATION		PKG TYPE
				STANDBY (I_{CCSB1}, Max)	Operating (I_{CC}, Max)	
			Vcc=3.0V	Vcc=3.0V	Vcc=3.0V	
BS616LV4020DC	+0°C to +70°C	2.7V ~ 3.6V	70 / 100	8uA	20mA	DICE
BS616LV4020AC						BGA-48-0608
BS616LV4020BC						BGA-48-0810
BS616LV4020DI	-40°C to +85°C	2.7V ~ 3.6V	70 / 100	12uA	25mA	DICE
BS616LV4020AI						BGA-48-0608
BS616LV4020BI						BGA-48-0810

■ PIN CONFIGURATION



48-ball CSP - Top View

■ BLOCK DIAGRAM



Brilliance Semiconductor Inc. reserves the right to modify document contents without notice.

■ PIN DESCRIPTIONS

Name	Function
A0-A17 Address Input	These 18 address inputs select one of the 262,144 x 16-bit words in the RAM.
SAE Address Input	This address input incorporates with the above 18 address input select one of the 524,288 x 8-bit bytes in the RAM if the CIO is LOW. Don't use when CIO is HIGH.
CIO x8/x16 select input	This input selects the organization of the SRAM. 262,144 x 16-bit words configuration is selected if CIO is HIGH. 524,288 x 8-bit bytes configuration is selected if CIO is LOW.
$\overline{CE1}$ Chip Enable 1 Input **CE2 Chip Enable 2 Input**	$\overline{CE1}$ is active LOW and CE2 is active HIGH. Both chip enables must be active when data read from or write to the device. If either chip enable is not active, the device is deselected and is in a standby power mode. The DQ pins will be in the high impedance state when the device is deselected.
$\overline{WE}$ Write Enable Input	The write enable input is active LOW and controls read and write operations. With the chip selected, when $\overline{WE}$ is HIGH and $\overline{OE}$ is LOW, output data will be present on the DQ pins; when $\overline{WE}$ is LOW, the data present on the DQ pins will be written into the selected memory location.
$\overline{OE}$ Output Enable Input	The output enable input is active LOW. If the output enable is active while the chip is selected and the write enable is inactive, data will be present on the DQ pins and they will be enabled. The DQ pins will be in the high impedance state when $\overline{OE}$ is inactive.
$\overline{LB}$ and $\overline{UB}$ Data Byte Control Input	Lower byte and upper byte data input/output control pins. The chipis deselected when both $\overline{LB}$ and $\overline{UB}$ pins are HIGH.
DQ0 - DQ15 Data Input/Output Ports	These 16 bi-directional ports are used to read data from or write data into the RAM.
Vcc	Power Supply
Gnd	Ground

■ TRUTH TABLE

MODE	$\overline{CE1}$	CE2	$\overline{OE}$	$\overline{WE}$	CIO	$\overline{LB}$	$\overline{UB}$	SAE	D0~7	D8~15	VCC Current
Fully Standby	H	X	X	X	X	X	X	X	High-Z	High-Z	I_{CCSB}, I_{CCSB1}
	X	L				X	X				
Output Disable	L	H	H	H	X	X	X	X	High-Z	High-Z	I_{CC}
Read from SRAM (WORD mode)	L	H	L	H	H	L	H	X	Dout	High-Z	I_{CC}
						H	L		High-Z	Dout	
						L	L		Dout	Dout	
Write to SRAM (WORD mode)	L	H	X	L	H	L	H	X	Din	X	I_{CC}
						H	L		X	Din	
						L	L		Din	Din	
Read from SRAM (BYTE Mode)	L	H	L	H	L	X	X	A-1	Dout	High-Z	I_{CC}
Write to SRAM (BYTE Mode)	L	H	X	L	L	X	X	A-1	Din	X	I_{CC}

■ ABSOLUTE MAXIMUM RATINGS(1)

SYMBOL	PARAMETER	RATING	UNITS
V_{TERM}	Terminal Voltage with Respect to GND	-0.5 to Vcc+0.5	V
T_{BIAS}	Temperature Under Bias	-40 to +125	^{O}C
T_{STG}	Storage Temperature	-60 to +150	^{O}C
P_T	Power Dissipation	1.0	W
I_{OUT}	DC Output Current	20	mA

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

■ OPERATING RANGE

RANGE	AMBIENT TEMPERATURE	Vcc
Commercial	0 ^{O}C to +70 ^{O}C	2.7V ~ 3.6V
Industrial	-40 ^{O}C to +85 ^{O}C	2.7V ~ 3.6V

■ CAPACITANCE (1) (TA = 25^{o}C, f = 1.0 MHz)

SYMBOL	PARAMETER	CONDITIONS	MAX.	UNIT
C_{IN}	Input Capacitance	V_{IN}=0V	6	pF
C_{DQ}	Input/Output Capacitance	$V_{I/O}$=0V	8	pF

1. This parameter is guaranteed and not tested.

■ DC ELECTRICAL CHARACTERISTICS (TA = 0°C to +70°C)

PARAMETER NAME	PARAMETER	TEST CONDITIONS		MIN.	TYP.(1)	MAX.	UNITS
V_{IL}	Guaranteed Input Low Voltage(2)		Vcc=3V	-0.5	--	0.8	V
V_{IH}	Guaranteed Input High Voltage(2)		Vcc=3V	2.0	--	Vcc+0.2	V
I_{IL}	Input Leakage Current	Vcc = Max, V_{IN} = 0V to Vcc		--	--	1	uA
I_{OL}	Output Leakage Current	Vcc = Max, $\overline{CE1}$ = V_{IH} or CE2=V_{IL} or $\overline{OE}$ = V_{IH}, $V_{I/O}$ = 0V to Vcc		--	--	1	uA
V_{OL}	Output Low Voltage	Vcc = Max, I_{OL}= 2mA	Vcc=3V	--	--	0.4	V
V_{OH}	Output High Voltage	Vcc = Min, I_{OH}= -1mA	Vcc=3V	2.4	--	--	V
I_{CC}	Operating Power Supply Current	Vcc = Max, $\overline{CE1}$= V_{IL}, CE2=V_{IH} I_{DQ} = 0mA, F =Fmax(3)	Vcc=3V	--	--	20	mA
I_{CCSB}	Standby Current -TTL	Vcc = Max, $\overline{CE1}$ = V_{IH} or CE2=V_{IL} I_{DQ} = 0mA	Vcc=3V	--	--	1	mA
I_{CCSB1}	Standby Current -CMOS	Vcc = Max, $\overline{CE1}$ ≧ Vcc-0.2V or CE2≦0.2V ;V_{IN} ≧ Vcc - 0.2V or V_{IN}≦0.2V	Vcc=3V	--	0.5	8	uA


1. Typical characteristics are at TA = 25°C.
2. These are absolute values with respect to device ground and all overshoots due to system or tester notice are included.
3. Fmax = $1/t_{RC}$.

■ DATA RETENTION CHARACTERISTICS (TA = 0 to + 70ºC)


SYMBOL	PARAMETER	TEST CONDITIONS	MIN.	TYP. (1)	MAX.	UNITS
V_{DR}	Vcc for Data Retention	$\overline{CE1} \geqq$ Vcc - 0.2V or CE2 $\leqq$ 0.2V ; $V_{IN} \geqq$ Vcc - 0.2V or $V_{IN} \leqq$ 0.2V	1.5	--	--	V
I_{CCDR}	Data Retention Current	$\overline{CE1} \geqq$ Vcc - 0.2V or CE2 $\leqq$ 0.2V $V_{IN} \geqq$ Vcc - 0.2V or $V_{IN} \leqq$ 0.2V	--	0.3	2	uA
t_{CDR}	Chip Deselect to Data Retention Time	See Retention Waveform	0	--	--	ns
t_R	Operation Recovery Time		T_{RC} (2)	--	--	ns

1. Vcc = 1.5V, T_A = + 25ºC
2. t_{RC} = Read Cycle Time

■ LOW V_{CC} DATA RETENTION WAVEFORM (1) ($\overline{CE1}$ Controlled)



■ LOW V_{CC} DATA RETENTION WAVEFORM (2) (CE2 Controlled)



■ AC TEST CONDITIONS

Input Pulse Levels	Vcc/0V
Input Rise and Fall Times	5ns
Input and Output Timing Reference Level	0.5Vcc

■ KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	MUST BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGE FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGE FROM L TO H
	DON'T CARE: ANY CHANGE PERMITTED	CHANGE : STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF "STATE

■ AC TEST LOADS AND WAVEFORMS





FIGURE 1A FIGURE 1B






FIGURE 2

■ AC ELECTRICAL CHARACTERISTICS (TA = 0°C to +70°C , Vcc=3.0V)

READ CYCLE

JEDEC PARAMETER NAME	PARAMETER NAME	DESCRIPTION	BS616LV4020-70			BS616LV4020-10			UNIT
			MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
t_{AVAX}	t_{RC}	Read Cycle Time	70	–	–	100	–	–	ns
t_{AVQV}	t_{AA}	Address Access Time	–	–	70	–	–	100	ns
t_{E1LQV}	t_{ACS1}	Chip Select Access Time ($\overline{CE1}$)	–	–	70	–	–	100	ns
t_{E2LQV}	t_{ACS2}	Chip Select Access Time (CE2)	–	–	70	–	–	100	ns
t_{BA}	t_{BA} (1)	Data Byte Control Access Time ($\overline{LB}$,$\overline{UB}$)	–	–	35	–	–	50	ns
t_{GLQV}	t_{OE}	Output Enable to Output Valid	–	–	35	–	–	50	ns
t_{E1LQX}	t_{CLZ}	Chip Select to Output Low Z (CE2,$\overline{CE1}$)	10	–	–	15	–	–	ns
t_{BE}	t_{BE}	Data Byte Control to Output Low Z ($\overline{LB}$,$\overline{UB}$)	10	–	–	15	–	–	ns
t_{GLQX}	t_{OLZ}	Output Enable to Output in Low Z	10	–	–	15	–	–	ns
t_{E1HQZ}	t_{CHZ}	Chip Deselect to Output in High Z (CE2,$\overline{CE1}$)	0	–	35	0	–	40	ns
t_{BDO}	t_{BDO}	Data Byte Control to Output High Z ($\overline{LB}$,$\overline{UB}$)	0	–	35	0	–	40	ns
t_{GHQZ}	t_{OHZ}	Output Disable to Output in High Z	0	–	30	0	–	35	ns
t_{AXQX}	t_{OH}	Output Disable to Output Address Change	10	–	–	15	–	–	ns


NOTE :

1. t_{BA} is 35ns/50ns (@speed=70ns/100ns) with address toggle .


   t_{BA} is 70ns/100ns (@speed=70ns/100ns) without address toggle .

■ SWITCHING WAVEFORMS (READ CYCLE)


READ CYCLE1 (1,2,4)



READ CYCLE2 (1,3,4)



READ CYCLE3 (1,4)



NOTES:
1. $\overline{WE}$ is high for read Cycle.
2. Device is continuously selected when $\overline{CE1}$ = V_{IL} and CE2 = V_{IH}.
3. Address valid prior to or coincident with $\overline{CE1}$ transition low and CE2 transition high.
4. $\overline{OE}$ = V_{IL} .
5. Transition is measured ± 500mV from steady state with CL = 30pF as shown in Figure 1B. The parameter is guaranteed but not 100% tested.

■ AC ELECTRICAL CHARACTERISTICS (TA = 0°C to +70°C , Vcc=3.0V)

WRITE CYCLE

JEDEC PARAMETER NAME	PARAMETER NAME	DESCRIPTION	BS616LV4020-70			BS616LV4020-10			UNIT
			MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
t_{AVAX}	t_{WC}	Write Cycle Time	70	–	–	100	–	–	ns
t_{E1LWH}	t_{CW}	Chip Select to End of Write	70	–	–	100	–	–	ns
t_{AVWL}	t_{AS}	Address Set up Time	0	–	–	0	–	–	ns
t_{AVWH}	t_{AW}	Address Valid to End of Write	70	–	–	100	–	–	ns
t_{WLWH}	t_{WP}	Write Pulse Width	35	–	–	50	–	–	ns
t_{WHAX}	t_{WR}	Write Recovery Time (CE2, $\overline{CE1}$, $\overline{WE}$)	0	–	–	0	–	–	ns
t_{BW}	t_{BW}(1)	Data Byte Control to End of Write ($\overline{LB}$,$\overline{UB}$)	30	–	–	40	–	–	ns
t_{WLQZ}	t_{WHZ}	Write to Output in High Z	0	–	30	0	–	40	ns
t_{DVWH}	t_{DW}	Data to Write Time Overlap	30	–	–	40	–	–	ns
t_{WHDX}	t_{DH}	Data Hold from Write Time	0	–	–	0	–	–	ns
t_{GHQZ}	t_{OHZ}	Output Disable to Output in High Z	0	–	30	0	–	40	ns
t_{WHQX}	t_{OW}	End of Write to Output Active	5	–	–	10	–	–	ns


NOTE :

1. t_{BW} is 30ns/40ns (@speed=70ns/100ns) with address toggle .


   t_{BW} is 70ns/100ns (@speed=70ns/100ns) without address toggle .

■ SWITCHING WAVEFORMS (WRITE CYCLE)

WRITE CYCLE1 (1)




WRITE CYCLE2 (1,6)




NOTES:

1. $\overline{WE}$ must be high during address transitions.
2. The internal write time of the memory is defined by the overlap of CE2, $\overline{CE1}$ and $\overline{WE}$ low. All signals must be active to initiate a write and any one signal can terminate a write by going inactive. The data input setup and hold timing should be referenced to the second transition edge of the signal that terminates the write.
3. T_{WR} is measured from the earlier of CE2 going low, or $\overline{CE1}$ or $\overline{WE}$ going high at the end of write cycle.
4. During this period, DQ pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
5. If the CE2 high transition or $\overline{CE1}$ low transition or $\overline{LB}$,$\overline{UB}$ low transition occurs simultaneously with the $\overline{WE}$ low transitions or after the $\overline{WE}$ transition, output remain in a high impedance state.
6. $\overline{OE}$ is continuously low ($\overline{OE}$ = V_{IL}).
7. D_{OUT} is the same phase of write data of this write cycle.
8. D_{OUT} is the read data of next address.
9. If CE2 is high or $\overline{CE1}$ is low during this period, DQ pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
10. Transition is measured± 500mV from steady state with CL = 30pF as shown in Figure 1B. The parameter is guaranteed but not 100% tested.
11. T_{CW} is measured from the later of CE2 going high or $\overline{CE1}$ going low to the end of write.

■ ORDERING INFORMATION



■ PACKAGE DIMENSIONS




NOTES:
1: CONTROLLING DIMENSIONS ARE IN MILLIMETERS.
2: PIN#1 DOT MARKING BY LASER OR PAD PRINT.
3: SYMBOL "N" IS THE NUMBER OF SOLDER BALLS.

BALL PITCH e = 0.75				
D	E	N	D1	E1
8.0	6.0	48	5.25	3.75

48 mini-BGA (6 x 8mm)

■ PACKAGE DIMENSIONS (continued)



NOTES:
1: CONTROLLING DIMENSIONS ARE IN MILLIMETERS.
2: PIN#1 DOT MARKING BY LASER OR PAD PRINT.
3: SYMBOL "N" IS THE NUMBER OF SOLDER BALLS.

N	D	E	D1	E1	e
48	10.0	8.0	5.25	3.75	0.75

48 mini-BGA (8 x 10mm)

REVISION HISTORY

Revision	Description	Date	Note
2.2	**2001 Data Sheet release**	**Apr. 15, 2001**	
2.3	**Modify some AC parameters**	**April,11,2002**	