

TPS7A19

ZHCSFK0A-MAY 2016-REVISED SEPTEMBER 2016

TPS7A19

是具有电源正常指示功能的 40V、450mA、宽 V_{IN} 、低 I_Q 、低压降稳压器


特性

- 宽输入电压范围: 4V 到 40V
- 可调节输出电压: 1.5V 至 18V
- 输出电流: 450mA
- 低静态电流 (Io): 15µA
- 低压降电压: 400mA 时为 450mV (最大值)
- 具有可编程延迟的电源正常指示功能
- 热关断及过流保护功能
- 与陶瓷输出电容搭配使用时可保持稳定:
 - 当 V_{OUT} ≥ 2.5V 时,电容为 10μF 到 500μF
 - 当 V_{OUT} < 2.5V 时,电容为 22μF 到 500μF
- 工作温度: -40°C 至 +125°C
- 封装方式: 3mm x 3mm 小外形尺寸无引线 (SON)-

2 应用范围

- 智能电网基础设施和计量
- 电动工具
- 电机驱动
- 访问控制系统
- 测试和测量

典型应用电路原理图



3 说明

TPS7A19 是具有高达 40V 宽输入电压 (V_{IN}) 范围的低 压降稳压器 (LDO), 能够提供高达 450mA (I_{OUT}) 的高 输出电流。此稳压器非常适用于从宽输入电压轨生成低 压电源。TPS7A19 不但能够提供一个充分稳压的电压 轨,而且能够通过充当简单的浪涌保护电路承受电压瞬 变并在其间保持稳压状态。

TPS7A19 在轻负载下仅消耗 $15\mu A$ 的静态电流 (I_0) , 因此可降低常开系统或电池供电的功耗 应用的外部组 件尺寸。

TPS7A19 特性 集成热关断及过流保护。TPS7A19 还 提供具有可编程延迟的电源正常指示输出 (PG),指示 输出电压处于稳压状态。此特性对电源轨排序功能极为 有用。


此 LDO 采用小型 3mm × 3mm 耐热增强型 8 引脚 SON 封装。

器件信息(1)

器件型号	封装	封装尺寸 (标称值)
TPS7A19	SON (8)	3.00mm × 3.00mm

(1) 要了解所有可用封装,请参见数据表末尾的封装选项附录。

静态电流与输入电压间的关系 V_{OUT} = 1.5V 时





目录 7.4 Device Functional Modes...... 10 Application and Implementation 11 2 Application Information...... 11 3 4 修订历史记录 2 Power Supply Recommendations......13 Pin Configuration and Functions 3 5 10 Layout...... 13 Specifications......4 10.1 Layout Guidelines 13 Absolute Maximum Ratings 4 10.2 Layout Example 13 ESD Ratings......4 器件和文档支持......14 Recommended Operating Conditions...... 4 器件支持......14 11.2 6.5 接收文档更新通知 14 11.3 Timing Requirements5 社区资源.......14 Typical Characteristics 6 商标......14 Detailed Description 8 Overview 8 Functional Block Diagram 8 12 机械、封装和可订购信息......15 Feature Description...... 8


4 修订历史记录

CI	hanges from Original (May 2016) to Revision A	Page
•	已从"产品预览"改为"量产数据"	1



5 Pin Configuration and Functions

DRB Package 8-Pin SON With Thermal Pad Top View



Pin Functions

Pi	PIN		DECODINE
NAME	NO.	1/0	DESCRIPTION
DELAY	1	_	Delay pin. Connect a capacitor to GND to adjust the PG delay time; leave open if the PG function is not needed.
EN 6 I Enable pin. This pin turns the regulator on or off. If $V_{EN} \ge V_{EN_HI}$, the regulator is enabled. If $V_{EN} \ge V_{EN_HI}$, the regulator is enabled. If $V_{EN} \ge V_{EN_HI}$, the regulator is disabled. If not used, the EN pin can be connected to IN.		Enable pin. This pin turns the regulator on or off. If $V_{EN} \ge V_{EN_HI}$, the regulator is enabled. If $V_{EN} \le V_{EN_LO}$, the regulator is disabled. If not used, the EN pin can be connected to IN.	
FB	3	I	Feedback pin. The feedback pin is the input to the control-loop error amplifier.
GND	4,5	_	Ground pin.
IN	7	1	Regulator input supply pin.
OUT	2	0	Regulator output pin. When the output voltage is larger than 2.5 V, connect a 10 - μ F to 500 - μ F ceramic capacitor with an equivalent series resistance (ESR) from 0.001 to $20~\Omega$ to assure stability. When the output voltage is from 1.5 V to 2.5 V, the minimum, stable capacitor value should be $22~\mu$ F.
PG	8	0	Power good. This open-drain pin must be connected to V _{OUT} through an external resistor. PG is pulled low when the output voltage goes below threshold.
Thermal pad		_	Solder to printed-circuit-board (PCB) to enhance thermal performance. Although the thermal pad can be left floating, connect the thermal pad to the ground plane for optimal performance.



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range -40°C to 125°C(unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
	Input	IN, EN	-0.3	45	
Voltage ⁽²⁾		OUT ⁽³⁾	-0.3	$V_{IN} + 0.3$	V
voltage (=)	Output	DELAY ⁽⁴⁾	-0.3	45	V
		FB, PG	-0.3	22	
Current	Peak output	Peak output		Internally limited	
Tamparatura	Operating junction, T _J			150	°C
Temperature	Storage, T _{stg}			150	10

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
V Electrostatic dischause	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	V	
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±500	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V_{IN}	Input supply voltage	4	40	V
V_{OUT}	Output voltage	1.5	18	V
V _{EN}	Enable voltage	0	40	V
TJ	Operating junction temperature	-40	125	°C

6.4 Thermal Information

	THERMAL METRIC ⁽¹⁾	DRB (VSON)	UNIT
		8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	48	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	56.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	22.4	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.9	°C/W
ΨЈВ	Junction-to-board characterization parameter	22.5	°C/W
R ₀ JC(bot)	Junction-to-case (bottom) thermal resistance	4.6	°C/W

⁽¹⁾ For information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

²⁾ All voltage values are with respect to GND.

⁽³⁾ The absolute maximum rating is VIN + 0.3 V or 22 V, whichever is lower.

⁽⁴⁾ The voltage at the DELAY pin must be lower than the V_{IN} voltage.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.5 Electrical Characteristics

at $T_J = -40^{\circ}\text{C}$ to +125°C, $V_{IN} = 14 \text{ V}$, $V_{EN} = V_{IN}$, $I_{OUT} = 200 \text{ }\mu\text{A}$, $C_{IN} = 22 \text{ }\mu\text{F}$, and $C_{OUT} = 47 \text{ }\mu\text{F}$ (unless otherwise noted)

	PARAMETER	TEST CONDIT	TONS	MIN	TYP	MAX	UNIT
SUPPLY V	OLTAGE AND CURRENT						
\ <i>I</i>	la activa la ac	$V_{OUT} \le 3.5 \text{ V}$, $I_{OUT} = 0 \text{ mA to } 450 \text{ r}$	mA	4		40	V
V_{IN}	Input voltage	V _{OUT} ≥ 3.5 V , I _{OUT} = 0 mA to 450 i	mA	V _{OUT} + 0.5		40	V
I_Q	Ouissant surrent	$V_{IN} = 4 \text{ V to } 40 \text{ V}, V_{OUT} = 1.5 \text{ V}, V_{E}$	_{:N} = 5 V, I _{OUT} = 0.2 mA		15	25	
	Quiescent current	$V_{IN} = 18.5 \text{ V to } 40 \text{ V}, V_{OUT} = 18 \text{ V},$	V _{EN} = 5 V, I _{OUT} = 0.2 mA		25	40	μA
I _{SHDN}	Shutdown current	$V_{EN} = 0 \text{ V}, I_{OUT} = 0 \text{ mA}, V_{IN} = 18 \text{ V}$	/, V _{OUT} = 1.5 V			4	μΑ
V _{FB}	Feedback voltage	Reference voltage for FB pin		1.208	1.233	1.258	V
V_{IN_UVLO}	Undervoltage lockout	Ramp V _{IN} down until output is turne	ed off			2.6	V
UVLO _{Hys}	Undervoltage detection hysteresis	V _{IN} rising			1		V
ENABLE II	NPUT (EN)						
V _{EN_LO}	Logic input low level			0	·	0.4	V
V _{EN_HI}	Logic input high level			1.7			V
I _{EN}	EN pin current	V _{EN} = 40 V , V _{IN} = 14 V				1	μA
REGULAT	ED OUTPUT						
V _{OUT}	Regulated output ⁽¹⁾	$V_{IN} = V_{OUT} + 1 \text{ V to } 40 \text{ V and } V_{IN} \ge I_{OUT} = 100 \mu\text{A to } 450 \text{ mA}$	4 V,	-2%		2%	
$\Delta V_{O(\Delta VI)}$	Line regulation	V _{IN} = V _{OUT} + 1 V to 40 V and V _{IN} ≥	4 V, I _{OUT} = 100 mA			10	mV
$\Delta V_{O(\Delta IL)}$	Load regulation	I _{OUT} = 1 mA to 450 mA, V _{IN} = V _{OUT}	+ 1 V and V _{IN} ≥ 4 V			10	mV
V	Dropout voltage	$V_{IN} - V_{OUT}$, $I_{OUT} = 400 \text{ mA}$			240	450	m۷
V_{DO}	Dropout voltage	V _{IN} – V _{OUT} , I _{OUT} = 200 mA			160	300	
I_{OUT}	Output current	V _{OUT} in regulation		0		450	mA
	Output ourront limit	V _{OUT} short to ground		140		360	mΛ
I _{CL}	Output current-limit	$V_{OUT} = V_{OUT}$ nominal × 0.9		470		850	mA
PSRR	Power-supply ripple rejection (2)	1 - 100 mA C - 22 uE	f = 100 Hz		60		dB
FORK	Fower-supply hpple rejection	pple rejection ⁽²⁾ $I_{OUT} = 100 \text{ mA}, C_{OUT} = 22 \mu\text{F}$ $f = 100 \text{ kHz}$	f = 100 kHz		40		aB I
PG							
V_{OL}	PG output low voltage	I _{OL} = 0.5 mA				0.4	V
I _{OH}	PG leakage current	PG pulled to V_{OUT} with 10-k Ω resist	or			1	μΑ
$V_{T(PG)}$	Power good threshold	V _{OUT} power-up		89.6	91.6	93.6	% of V _{OUT}
V_{hys}	Hysteresis	V _{OUT} power-down			2		% of V _{OUT}
PG DELAY	1						
I _{Delay}	Delay capacitor charging current			5	9.5	14	μΑ
$V_{T(PG_DLY)}$	Delay pin comparator threshold voltage				1		V
TEMPERA	TURE						
T _{sd}	Junction shutdown temperature	Temperature increasing			175		°C
T _{hys}	Hysteresis of thermal shutdown				24		°C

⁽¹⁾ Accuracy specification does not apply on any application condition that exceeds the power dissipation limit of the package under test. External resistor divider variation is not considered for accuracy measurement.

6.6 Timing Requirements

			MIN	TYP	MAX	UNIT
TIMING FOR PG						
t _{PG_DLY}	Power good delay	C = delay-capacitor value capacitance = 100 nF ⁽¹⁾		10.5		ms
t _{PG-fixed}	Power good delay	No capacitor on pin		325		μs
t _{PG(HL)}	PG falling propagation delay	V _{OUT} low to PG low		180		μs


⁽¹⁾ Information only; not tested in production. The equation is based on: $(C \times 1) / (9.5 \times 10^{-6}) = t_{PG_DLY}$, where C = delay capacitor value capacitance; range = 100 pF to 500 nF.

⁽²⁾ Design information; not tested, specified by characterization.

TEXAS INSTRUMENTS


6.7 Typical Characteristics


at $T_J = -40$ °C to +125 °C, $V_{IN} = 14$ V , $V_{EN} = V_{IN}$, $I_{OUT} = 200$ μ A, $C_{IN} = 22$ μ F, and $C_{OUT} = 47$ μ F (unless otherwise noted)





Typical Characteristics (continued)








Figure 7. Load Regulation





Figure 9. Short to GND Current-Limit vs Temperature



 $V_{OUT} = 5~V,~C_{OUT} = 47~\mu F,~I_{OUT} = 10~mA$






Figure 10. Current-Limit vs Temperature





Figure 11. Load Transient 10-µF Ceramic Output Capacitor

7 Detailed Description

7.1 Overview

The TPS7A19 is a low-dropout linear regulator (LDO) combined with enable and power good functions. The power good pin initializes when the output voltage, V_{OUT} , exceeds $V_{T(PG)}$. The power good delay is a function of the value set by an external capacitor on the DELAY pin before releasing the PG pin high.

7.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

7.3 Feature Description

7.3.1 Enable Pin (EN)

The enable pin is a high-voltage-tolerant pin. A logic-high input on EN actives the device and turns on the LDO. For self-bias applications, connect this input to the IN pin.

7.3.2 Regulated Output Pin (OUT)

The OUT pin is the regulated output based on the required voltage. The output is protected by internal current limiting. During initial power up, the LDO has a soft start feature incorporated to control the initial current through the pass element.

In the event that the LDO drops out of regulation, the output tracks the input minus a voltage drop based on the load current. When the input voltage drops below the UVLO threshold, the LDO shuts down until the input voltage exceeds the minimum start-up level.

7.3.3 Power-Good Pin (PG)

The power good pin is an output with an external pullup resistor to the regulated supply. The output remains low until the regulated V_{OUT} exceeds approximately 91.6% of the set value, and the power good delay has expired. The regulated output falling below the 89.6% level asserts this output low after a short deglitch time of approximately 180 μ s (typical).



Feature Description (continued)

7.3.4 Delay Timer Pin (DELAY)

An external capacitor on the DELAY pin sets the timer delay before the PG pin is asserted high. The constant output current charges an external capacitor until the voltage exceeds a threshold that trips an internal comparator. If this pin is open, the default delay time is 325 µs (typical).

The pulse delay time, t_{PG_DLY} , is defined with the charge time of an external capacitor DELAY, as shown in Equation 1.

$$t_{PG_DLY} = \left(\frac{C_{DELAY} \times 1 \text{ V}}{9.5 \text{ } \mu\text{A}}\right) + 325 \text{ } \mu\text{S}$$
(1)

The PG pin initializes when V_{OUT} exceeds 91.6% of the programmed value. The delay is a function of the value set by an external capacitor on the DELAY pin before the PG pin is released high.




Figure 12. Conditions to Activate PG

7.3.5 Adjustable Output Voltage (ADJ for TPS7A1901)

An output voltage between 1.5 V and 18 V can be selected by using the external resistor dividers. Use Equation 2 to calculate the output voltage, where V_{FB} = 1.233 V. In order to avoid a large leakage current and to prevent a divider error, the value of (R1 + R2) must between 10 k Ω and 100 k Ω .

$$V_{OUT} = V_{FB} \times \left(1 + \frac{R1}{R2}\right) \tag{2}$$

7.3.6 Undervoltage Shutdown

The TPS7A19 family of devices has an internally-fixed, undervoltage-shutdown threshold. Undervoltage shutdown activates when the input voltage on $V_{\rm IN}$ drops below $V_{\rm IN_UVLO}$. This activation makes sure that the regulator is not latched in an unknown state when there is a low-input supply voltage. If the input voltage has a negative transient that drops below the UVLO threshold and recovers, the regulator shuts down and powers up, similar to a typical power-up sequence when the input voltage exceeds the required levels.



Feature Description (continued)

7.3.7 Thermal Shutdown

The TPS7A19 incorporates a thermal shutdown (TSD) circuit as protection from overheating. For continuous standard operation, the junction temperature must not exceed the TSD trip point. If the junction temperature exceeds the TSD trip point, the output turns off. When the junction temperature falls below the TSD trip point minus the TSD hysteresis value, the output turns on again.

Thermal protection disables the output when the junction temperature rises to approximately 175°C, and allows the device to cool. When the junction temperature cools to approximately 150°C, the output circuitry enables. Based on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit may cycle on and off. This cycling limits the temperature of the regulator, and protects the device from damage as a result of overheating.

Although the internal protection circuitry of the TPS7A19 device is designed to protect against overload conditions, the circuitry is not intended to replace proper heat-sink methods. Continuously running the TPS7A19 device into thermal shutdown degrades device reliability.

7.4 Device Functional Modes

7.4.1 Operation With $V_{IN} < 4 \text{ V}$

The devices operate with input voltages above 4 V. The devices do not operate at input voltages below the actual UVLO voltage.

7.4.2 Operation With EN Control

The enable rising edge threshold voltage is 1.7 V, maximum. When the EN pin is held above 1.7 V, and the input voltage is greater than the UVLO rising voltage, the device enables.

The enable falling edge is 0.4 V, minimum. When the EN pin is held below 0.4 V, the device is disabled. The quiescent current is reduced in this state.



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

Figure 13 shows a typical application circuit for the TPS7A1901. Based on the end-application, different values of external components can be used. Some applications may require a larger output capacitor during fast load steps in order to prevent a PG low from occurring. Use a low-ESR ceramic capacitor with a dielectric of type X5R or X7R for better load transient response.

8.2 Typical Application




Figure 13. Adjustable Operation

8.2.1 Design Requirements

For this design example, use the parameters listed in Table 1.

Table 1. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage	12 V, ±10%
Output voltage	3.3 V
Output current	50 mA (max)
PG delay time	1 ms

8.2.2 Detailed Design Procedure

To begin the design process:

- 1. First, make sure that the combination of maximum current, maximum ambient temperature, maximum input voltage, and minimum output voltage does not exceed the maximum operating condition of T_J = 125°C. The *Power Dissipation and Thermal Considerations* section describes how to calculate the maximum ambient temperature and power dissipation.
- 2. Next, set the feedback resistors to give the desired output voltage. See Equation 2 for the V_{OUT} relationship to R1 and R2. A good nominal value for R2 is 10 k Ω .
- 3. Then, calculate the required C_{DELAY} capacitor to achieve the desired PG delay time using Equation 1. For 1 ms of delay, the nearest standard value capacitor is 10 nF.
- 4. Finally, select an output capacitor with a total effective capacitance between 22 μ F and 500 μ F, a sufficient voltage rating, and an ESR below 20 Ω . Higher capacitance gives improved transient response, but results in higher inrush current at startup.



8.2.2.1 Power Dissipation and Thermal Considerations

Device power dissipation is calculated with Equation 3.

$$P_D = I_{OUT} \times (V_{IN} - V_{OUT}) + I_Q \times V_{IN}$$

where

- P_D = continuous power dissipation
- I_{OUT} = output current
- V_{IN} = input voltage

•
$$V_{OUT}$$
 = output voltage (3)

As $I_Q \ll I_{OUT}$, the term $I_Q \times V_{IN}$ in Equation 3 can be ignored.

For a device under operation at a given ambient air temperature (T_A) , calculate the junction temperature (T_J) with Equation 4.

$$T_J = T_A + (\theta_{JA} \times P_D)$$

where

•
$$\theta_{JA}$$
 = junction-to-ambient air thermal impedance (4)


A rise in junction temperature because of power dissipation can be calculated with Equation 5.

$$\Delta T = T_{J} - T_{A} = (\theta_{JA} \times P_{D})$$
(5)

For a given maximum junction temperature (T_{JM}) , the maximum ambient air temperature (T_{AM}) at which the device can operate is calculated with Equation 6.

$$T_{AM} = T_{JM} - (\theta_{JA} \times P_{D}) \tag{6}$$

8.2.3 Application Curves





9 Power Supply Recommendations

The device operates from an input voltage supply range between 4 V and 40 V. This input supply must be well regulated. If the input supply is located more than a few inches from the TPS7A19 device, add an electrolytic capacitor with a value of $47 \, \mu F$ and a ceramic bypass capacitor at the input.

10 Layout

10.1 Layout Guidelines

- To improve ac performance such as PSRR, output noise, and transient response, design the board with separate ground planes for V_{IN} and V_{OUT}, with each ground plane connected only at the GND pin of the device. In addition, connect the ground connection for the output capacitor directly to the GND pin of the device.
- Minimize equivalent series inductance (ESL) and equivalent series resistance (ESR) in order to maximize
 performance and stability. Place every capacitor as close to the device as possible, and on the same side of
 the PCB as the regulator.
- Do not place any of the capacitors on the opposite side of the PCB from where the regulator is installed. The use of vias and long traces are strongly discouraged because of the negative impact on system performance. Vias and long traces can also cause instability.
- If possible, and to maximize the performance listed in this data sheet, use the same layout pattern used for the TPS7A19 evaluation module, TPS7A1901EVM-760 (SBVU031).

10.2 Layout Example




Figure 16. TPS7A19 Layout Example



11 器件和文档支持

11.1 器件支持

11.1.1 开发支持

11.1.1.1 评估模块

评估模块 (EVM) 可与 TPS7A19 配套使用,帮助评估初始电路性能。有关此固定装置的相关摘要信息,请参见表 2。

表 2. 评估模块

名称	EVM 文件夹
TPS7A19 40V、450mA 高电压、超低 IQ、低压降稳压器评估模块	TPS7A1901EVM-760

11.1.1.2 Spice 模型

分析模拟电路和系统的性能时,使用 SPICE 模型对电路性能进行计算机仿真非常有用。您可以从 TPS7A19 产品文件夹中的工具和软件选项卡下获取 TPS7A19 的 SPICE 模型。

11.1.2 器件命名规则

表 3. 订购信息(1)

产品	说明
TPS7A19 XXYYYZ	XX 为标称输出电压选项; 01 表示可调节。 YYY 为封装标识符。 Z 为封装数量。

(1) 欲获得最新的封装和订货信息,请参阅本文档末尾的封装选项附录,或者访问 www.ti.com 查看器件产品文件夹。

11.2 文档支持

11.2.1 相关文档

《TPS7A1901EVM-760 评估模块用户指南》(文献编号: SBVU031)

11.3 接收文档更新通知

如需接收文档更新通知,请访问 www.ti.com.cn 网站上的器件产品文件夹。点击右上角的提醒我 (Alert me) 注册后,即可每周定期收到已更改的产品信息。有关更改的详细信息,请查阅已修订文档中包含的修订历史记录。

11.4 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community T's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.5 商标

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.



11.6 静电放电警告



ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。 精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

11.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对本文档进行修订的情况下发生改变。欲获得该数据表的浏览器版本,请查阅左侧的导航栏。

www.ti.com 18-Jul-2023

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS7A1901DRBR	ACTIVE	SON	DRB	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	A1901	Samples
TPS7A1901DRBT	ACTIVE	SON	DRB	8	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	A1901	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PACKAGE OPTION ADDENDUM

www.ti.com 18-Jul-2023

PACKAGE MATERIALS INFORMATION

www.ti.com 30-May-2024

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS7A1901DRBR	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS7A1901DRBT	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

www.ti.com 30-May-2024



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS7A1901DRBR	SON	DRB	8	3000	346.0	346.0	33.0
TPS7A1901DRBT	SON	DRB	8	250	210.0	185.0	35.0



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4203482/L





PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024,德州仪器 (TI) 公司