Spread Spectrum Clock Generator MB88152A

MB88152A-100/101/102/110/111/112

■ DESCRIPTION

MB88152A is a clock generator for EMI (Electro Magnetic Interference) reduction. The peak of unnecessary radiation noise (EMI) can be attenuated by making the oscillation frequency slightly modulate periodically with the internal modulator. It corresponds to both of the center spread which modulates input frequency as Middle Centered and down spread which modulates so as not to exceed input frequency.

■ FEATURES

- Input frequency: 16.6 MHz to 134 MHz
- Output frequency: 16.6 MHz to 134 MHz
- Modulation rate : $\pm 0.5\%$, $\pm 1.5\%$ (Center spread), -1.0%, -3.0% (Down spread)
- Equipped with oscillation circuit: Range of oscillation 16.6 MHz to 48 MHz
- Modulation clock output Duty: 40% to 60%
- Modulation clock Cycle-Cycle Jitter: Less than 100 ps
- Low current consumption by CMOS process: 5.0 mA (24 MHz: Typ-sample, no load)
- Power supply voltage : 3.3 V \pm 0.3 V
- Operating temperature : − 40 °C to +85 °C
- Package : SOP 8-pin




■ PRODUCT LINE-UP

MB88152A has three kinds of input frequency, and two kinds of modulation type (center/down spread), total six line-ups.

Product	Input/Output Frequency	Modulation type	Modulation enable pin
MB88152A-100	16.6 MHz to 134 MHz		No
MB88152A-101	16.6 MHz to 67 MHz	Down spread	Yes
MB88152A-102	40 MHz to 134 MHz		1 65
MB88152A-110	16.6 MHz to 134 MHz		No
MB88152A-111	16.6 MHz to 67 MHz	Center spread	Yes
MB88152A-112	40 MHz to 134 MHz		1 65


■ PIN ASSIGNMENT



■ PIN DESCRIPTION

Pin name	I/O	Pin no.	Description
XIN	I	1	Crystal resonator connection pin/clock input pin
XOUT	0	2	Crystal resonator connection pin
Vss	_	3	GND pin
SEL	I	4	Modulation rate setting pin
CKOUT	0	5	Modulated clock output pin
V _{DD}	_	6	Power supply voltage pin
FREQ/FREQ0	I	7	Frequency setting pin
XENS/FREQ1	I	8	Modulation enable setting pin/frequency setting pin

■ I/O CIRCUIT TYPE



Note: For XIN and XOUT pins, refer to "■OSCILLATION CIRCUIT".

■ HANDLING DEVICES

Preventing Latch-up

A latch-up can occur if, on this device, (a) a voltage higher than V_{DD} or a voltage lower than V_{SS} is applied to an input or output pin or (b) a voltage higher than the rating is applied between V_{DD} and V_{SS} pins. The latch-up, if it occurs, significantly increases the power supply current and may cause thermal destruction of an element. When you use this device, be very careful not to exceed the maximum rating.

Handling unused pins

Do not leave an unused input pin open, since it may cause a malfunction. Handle by, using a pull-up or pull-down resistor.

Unused output pin should be opened.

The attention when the external clock is used

Input the clock to XIN pin, and XOUT pin should be opened when you use the external clock.

Please pay attention so that an overshoot and an undershoot do not occur to an input clock of XIN pin.

Power supply pins

Please design connecting the power supply pin of this device by as low impedance as possible from the current supply source.


We recommend connecting electrolytic capacitor (about 10 μ F) and the ceramic capacitor (about 0.01 μ F) in parallel between Vss and V_{DD} pins near the device, as a bypass capacitor.

Oscillation Circuit

Noise near the XIN and XOUT pins may cause the device to malfunction. Design printed circuit boards so that electric wiring of XIN or XOUT pin and resonator (or ceramic oscillator) do not intersect other wiring.

Design the printed circuit board that surrounds the XIN and XOUT pins with ground.

■ BLOCK DIAGRAM



■ PIN SETTING

When changing the pin setting, the stabilization wait time for the modulation clock is required. The stabilization wait time for the modulation clock takes the maximum value of Lock-Up time in "

ELECTRICAL CHARACTER-ISTICS • AC characteristics Lock-Up time".

Modulation enable setting

XENS	Modulation				
L	Modulation	MB88152A-101, MB88152A-102,			
Н	No modulation	MB88152A-111, MB88152A-112			

Note: MB88152A-100 and MB88152A-110 do not have XENS pin.

SEL modulation rate setting

SEL	SEL Modulation rate			
	± 0.5%	MB88152A-110, MB88152A-111, MB88152A-112	Center spread	
L	- 1.0%	MB88152A-100, MB88152A-101, MB88152A-102	Down spread	
Н	± 1.5%	MB88152A-110, MB88152A-111, MB88152A-112	Center spread	
11	- 3.0%	MB88152A-100, MB88152A-101, MB88152A-102	Down spread	

Note: The modulation rate can be changed at the level of the terminal.

Frequency setting

rrequericy setting							
FREQ	Frequency						
1	16.6 MHz to 40 MHz	MB88152A-101, MB88152A-111					
_	40 MHz to 80 MHz	MB88152A-102, MB88152A-112					
П	33 MHz to 67 MHz	MB88152A-101, MB88152A-111					
П	66 MHz to 134 MHz	MB88152A-102, MB88152A-112					

Note: MB88152A-100 and MB88152A-110 do not have FREQ pin.


Frequency setting

requestry see	· J						
FREQ1	FREQ0	Frequency					
L	L	16.6 MHz to 40 MHz					
L	Н	33 MHz to 67 MHz	MB88152A-100, MB88152A-110				
Н	L	40 MHz to 80 MHz	WID00132A-100, WID00132A-110				
Н	Н	66 MHz to 134 MHz					

Note: MB88152A-101, MB88152A-111, MB88152A-102 and MB88152A-112 have neither FREQ0 pin nor FREQ1 pin.


• Center spread

Spectrum is spread (modulated) by centering on the input frequency.



• Down spread

Spectrum is spread (modulated) below the input frequency.




■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rat	Unit	
Farameter	Symbol	Min	Max	Oilit
Power supply voltage*	V _{DD}	- 0.5	+ 4.0	V
Input voltage*	Vı	Vss - 0.5	V _{DD} + 0.5	V
Output voltage*	Vo	Vss - 0.5	V _{DD} + 0.5	V
Storage temperature	Тѕт	– 55	+ 125	°C
Operation junction temperature	TJ	- 40	+ 125	°C
Output current	lo	- 14	+ 14	mA
Overshoot	VIOVER	_	$V_{DD} + 1.0 \text{ (tover} \le 50 \text{ ns)}$	V
Undershoot	VIUNDER	$V_{\text{SS}} - 1.0 \text{ (tunder} \le 50 \text{ ns)}$	_	V

^{* :} The parameter is based on $V_{SS} = 0.0 \text{ V}$.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.



■ RECOMMENDED OPERATING CONDITIONS


(Vss = 0.0 V)

Parameter	Symbol	Pin	Conditions		Unit		
Parameter	Symbol	PIII	Min		Тур	Max	Onne
Power supply voltage	V _{DD}	V _{DD}	_	3.0	3.3	3.6	V
		SEL, FREQ/FREQ0, XENS/FREQ1	_	$V_{\text{DD}} \times 0.8$	_	V _{DD} + 0.3	V
"H" level input voltage	VIH	XIN	Input through rate 3 V / ns 16.6 MHz to 100 MHz	V _{DD} × 0.8	_	V _{DD} + 0.3	V
		XIIN	Input through rate 3 V / ns 100 MHz to 134 MHz	V _{DD} × 0.9	_	V _{DD} + 0.3	V
"L" level input voltage		SEL, FREQ/FREQ0, XENS/FREQ1	_	Vss	_	$V_{\text{DD}} \times 0.2$	V
			Input through rate 3 V / ns 16.6 MHz to 100 MHz	Vss	_	$V_{\text{DD}} \times 0.2$	V
		Ally	Input through rate 3 V / ns 100 MHz to 134 MHz	Vss	_	V _{DD} × 0.1	V
Input clock	tpci	XIN	16.6 MHz to 100 MHz	40	50	60	%
duty cycle	LDCI	Ally	100 MHz to 134 MHz	45	50	55	70
Operating temperature	Та	_	_	-40	_	+ 85	°C

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

> Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

> No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.



■ ELECTRICAL CHARACTERISTICS

• DC Characteristics

(Ta = -40 °C to
$$\,$$
 + 85 °C, V_{DD} = 3.3 V \pm 0.3 V, V_{SS} = 0.0 V)


Parameter	Sym-	Pin	Conditions		Value		Unit
Parameter	bol	PIII	Conditions	Min	Тур	Max	Oilit
Power supply current	Icc	V _{DD}	24 MHz output No load capacitance	_	5.0	7.0	mA
Output voltage	Vон	CKOUT	"H" level output Іон = – 4 mA	V _{DD} - 0.5	_	V _{DD}	V
	Vol	CROOT	"L" level output IoL = 4 mA	Vss	_	0.4	V
Output impedance	Zo	CKOUT	16.6 MHz to 134 MHz	_	45	_	Ω
Input capacitance	Cin	XIN, SEL, FREQ/ FREQ0, XENS/ FREQ1	Ta = +25 °C V _{DD} = V _I = 0.0 V f = 1 MHz	_		16	pF
Load capacitance			16.6 MHz to 67 MHz	_	_	15	
	C∟	CKOUT	67 MHz to 100 MHz	_	_	10	pF
			100 MHz to 134 MHz	_	_	7	

• AC Characteristics

(Ta = -40 °C to $\,$ + 85 °C, V_{DD} = 3.3 V \pm 0.3 V, V_{SS} = 0.0 V)

Davamatav	Sym-	Din	Canditions		Value		Unit					
Parameter	bol	Pin	Conditions	Min	Тур	Max	Unit					
Oscillation fraguency	t	XIN,	Fundamental oscillation	16.6	_	40	MILIT					
Oscillation frequency	f _x	XOUT	3rd over tone	40		48	MHz					
Input frequency			MB88152A-100/110	16.6	_	134						
	fin	XIN	MB88152A-101/111	16.6	_	67	MHz					
			MB88152A-102/112	40	_	134						
			MB88152A-100/110	16.6		134						
Output frequency	fоит	CKOUT	MB88152A-101/111	16.6		67	MHz					
			MB88152A-102/112	40	_	134						
Output slew rate	SR	СКОИТ	0.4 V to 2.4 V Load capacitance 15 pF	0.4	_	4.0	V/ns					
Output clock duty cycle	tocc	CKOUT	1.5 V	40	_	60	%					
	fмор (пмор) СКО	CKOUT	MB88152A-100/110 FRRQ[1:0] = (00)	fin/2640 (2640)	fin/2280 (2280)	fin/1920 (1920)						
			MB88152A-100/110 FRRQ[1:0] = (01)	fin/4400 (4400)	fin/3800 (3800)	fin/3200 (3200)						
				MB88152A-100/110 FRRQ[1:0] = (10)	fin/5280 (5280)	fin/4560 (4560)	fin/3840 (3840)					
Modulation frequency			MB88152A-100/110 FRRQ[1:0] = (11)	fin/8800 (8800)	fin/7600 (7600)	fin/6400 (6400)	kHz (clks)					
(Number of input clocks per modulation)			MB88152A-101/111 FRRQ = 0	fin/2640 (2640)	fin/2280 (2280)	fin/1920 (1920)						
									MB88152A-101/111 FRRQ = 1	fin/4400 (4400)	fin/3800 (3800)	fin/3200 (3200)
			MB88152A-102/112 FRRQ = 0	fin/5280 (5280)	fin/4560 (4560)	fin/3840 (3840)						
			MB88152A-102/112 FRRQ = 1	fin/8800 (8800)	fin/7600 (7600)	fin/6400 (6400)						
Lock-Up time	t	CKOUT	16.6 MHz to 80 MHz	_	2	5	mo					
Lock-op tille	t LK	CROOT	80 MHz to 134 MHz	_	3	8	ms					
Cycle-cycle jitter	tuc	СКОИТ	No load capacitance, $Ta = +25 ^{\circ}C$, $V_{DD} = 3.3 ^{\circ}V$	_	—	100	ps- rms					


<Definition of modulation frequency and number of input clocks per modulation>




MB88152A contains the modulation period to realize the efficient EMI reduction.

The modulation period f_{MOD} depends on the input frequency and changes between f_{MOD} (Min) and f_{MOD} (Max) . Furthermore, the average value of f_{MOD} equals the typical value of the electrical characteristics.


■ OUTPUT CLOCK DUTY CYCLE (tDCC = tb/ta)




■ INPUT FREQUENCY (fin = 1/tin)



■ OUTPUT SLEW RATE (SR)




■ CYCLE-CYCLE JITTER $(t_{JC} = | t_n - t_{n+1} |)$




Note: Cycle-cycle jitter is defined the difference between a certain cycle and immediately after (or, immediately before).

■ MODULATION WAVEFORM


 \bullet ±1.5% modulation rate, Example of center spread




• −1.0% modulation rate, Example of down spread



■ LOCK-UP TIME



If the setting pin is fixed at the "H" or "L" level, the maximum time after the power is turned on until the set clock signal is output from CKOUT pin is (the stabilization wait time of input clock to XIN pin) + (the lock-up time "tlk"). For the input clock stabilization time, check the characteristics of the resonator or oscillator used.




For modulation enable control using the XENS pin during normal operation, the set clock signal is output from CKOUT pin at most the lock-up time (t_{LK}) after the level at the XENS pin is determined.


Note: When the pin setting is changed, the CKOUT pin output clock stabilization time is required. Until the output clock signal becomes stable, the output frequency, output clock duty cycle, modulation period, and cycle-cycle jitter cannot be guaranteed. It is therefore advisable to perform processing such as cancelling a reset of the device at the succeeding stage after the lock-up time.

■ OSCILLATION CIRCUIT

The left side of figures below shows the connection example about general resonator. The oscillation circuit has the built-in feedback resistance (1 $M\Omega$). The value of capacity (C_1 and C_2) is required adjusting to the most suitable value of an individual resonator.


The right side of figures below shows the example of connecting for the 3rd over-tone resonator. The value of capacity (C₁, C₂ and C₃) and inductance (L₁) is needed adjusting to the most suitable value of an individual resonator. The most suitable value is different by individual resonator. Please refer to the resonator manufacturer which you use for the most suitable value. When an external clock is used (the resonator is not used), input the clock to XIN pin and do not connect anything with XOUT pin.





Note: Note that a jitter characteristic of an input clock may cause an affect a cycle-cycle jitter characteristic.

■ INTERCONNECTION CIRCUIT EXAMPLE



C₁, C₂ : Oscillation stabilization capacitance (refer to "■ OSCILLATION CIRCUIT".)

C₃ : Capacitor of 10 μF or higher

 C_4 : Capacitor about 0.01 μF (connect a capacitor of good high frequency

property (ex. laminated ceramic capacitor) to close to this device.)


R₁: Impedance matching resistor for board pattern

■ EXAMPLE CHARACTERISTICS

The condition of the examples of the characteristics is shown as follows: Input frequency = 20 MHz (Output frequency = 20 MHz : Use for MB88152A-111)

Power-supply voltage = 3.3 V, None load capacity, Modulation rate = $\pm 1.5\%$ (center spread) .


Spectrum analyzer HP4396B is connected with CKOUT. The result of the measurement with, RBW = 1 kHz (ATT use for -6 dB).




■ ORDERING INFORMATION

Part number	Input/Output Frequency	Modulation type	Modulation enable pin	Package	Remarks
MB88152APNF-G-100-JNE1	16.6 MHz to 134 MHz	Down spread	No		
MB88152APNF-G-101-JNE1	16.6 MHz to 67 MHz	Down spread	Yes		
MB88152APNF-G-102-JNE1	40 MHz to 134 MHz	Down spread	Yes	8-pin plastic SOP	
MB88152APNF-G-110-JNE1	16.6 MHz to 134 MHz	Center spread	No	(FPT-8P-M02)	
MB88152APNF-G-111-JNE1	16.6 MHz to 67 MHz	Center spread	Yes		
MB88152APNF-G-112-JNE1	40 MHz to 134 MHz	Center spread	Yes		
MB88152APNF-G-100-JNEFE1	16.6 MHz to 134 MHz	Down spread	No		
MB88152APNF-G-101-JNEFE1	16.6 MHz to 67 MHz	Down spread	Yes		
MB88152APNF-G-102-JNEFE1	40 MHz to 134 MHz	Down spread	Yes	8-pin plastic SOP	Emboss
MB88152APNF-G-110-JNEFE1	16.6 MHz to 134 MHz	Center spread	No	(FPT-8P-M02)	taping (EF type)
MB88152APNF-G-111-JNEFE1	16.6 MHz to 67 MHz	Center spread	Yes		
MB88152APNF-G-112-JNEFE1	40 MHz to 134 MHz	Center spread	Yes		
MB88152APNF-G-100-JNERE1	16.6 MHz to 134 MHz	Down spread	No		
MB88152APNF-G-101-JNERE1	16.6 MHz to 67 MHz	Down spread	Yes		
MB88152APNF-G-102-JNERE1	40 MHz to 134 MHz	Down spread	Yes	8-pin plastic SOP	Emboss
MB88152APNF-G-110-JNERE1	16.6 MHz to 134 MHz	Center spread	No	(FPT-8P-M02)	taping (ER type)
MB88152APNF-G-111-JNERE1	16.6 MHz to 67 MHz	Center spread	Yes	,	
MB88152APNF-G-112-JNERE1	40 MHz to 134 MHz	Center spread	Yes		

■ PACKAGE DIMENSION





Please confirm the latest Package dimension by following URL. http://edevice.fujitsu.com/fj/DATASHEET/ef-ovpklv.html

FUJITSU LIMITED

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.

Edited Business Promotion Dept.