

LMZM23601 36-V, 1-A Step-Down DC-DC Nano Module

1 Features

- 4-V to 36-V Wide Operating Input Voltage
- Adjustable, 3.3-V, or 5-V Output Voltage Options
- 1-A Output Current
- Only Input and Output Capacitor Needed for 5-V and 3.3-V Output Designs
- 27-mm² Solution Size With Single Sided Layout
- 30- μ A Supply Current at No Load
- 2- μ A Shutdown Current
- Power-Good Flag
- External Frequency Synchronization
- MODE Selection Pin
 - Forced PWM Mode for Constant Frequency Operation
 - Auto PFM Mode for High Efficiency at Light Load
- Built-in Control Loop Compensation, Soft Start, Current Limit, and UVLO
- Miniature 3.8-mm x 3-mm x 1.6-mm Package

2 Applications

- Factory Automation, Test and Measurement
- Space Constrained Applications
- LDO Replacement

3 Description


The LMZM23601 nano module is specifically designed for space-constrained industrial applications and is available in fixed output voltage options of 5-V and 3.3-V and an adjustable (ADJ) output voltage option with 2.5-V to 15-V range. The LMZM23601 supports an input voltage range of 4-V to 36-V and can deliver up to 1000-mA of output current. This nano module is extremely easy to use, requiring only 2 external components for a 5-V or 3.3-V output design. All aspects of the LMZM23601 are optimized for performance driven industrial applications with space-constrained needs. An open-drain, Power-Good output provides a true indication of the system status. This feature negates the requirement for an additional supervisory component, saving cost and board space. Seamless transition between PWM and PFM modes along with a no-load supply current of only 30 μ A ensures high efficiency and superior transient response for the entire load-current range.

Device Information⁽¹⁾

| PART NUMBER | PACKAGE | BODY SIZE (NOM) |
|-------------|----------------|-------------------|
| LMZM23601 | MicroSiP™ (10) | 3.80 mm x 3.00 mm |

(1) For all available packages, see the orderable addendum at the end of the data sheet.

**Schematic for Fixed Output Option
24-V to 5-V, 1-A DC-DC Converter**



Copyright © 2017, Texas Instruments Incorporated

**Single-Sided Layout Solution Size
24-V to 5-V, 1-A DC-DC Converter**




Table of Contents

| | | | |
|--|-----------|--|-----------|
| 1 Features | 1 | 9.1 Application Information..... | 16 |
| 2 Applications | 1 | 9.2 Typical Applications | 16 |
| 3 Description | 1 | 9.3 Do's and Don't's | 25 |
| 4 Revision History | 2 | 10 Power Supply Recommendations | 26 |
| 5 Device Comparison | 3 | 10.1 Supply Voltage Range | 26 |
| 6 Pin Configuration and Functions | 4 | 10.2 Supply Current Capability | 26 |
| 7 Specifications | 5 | 10.3 Supply Input Connections | 26 |
| 7.1 Absolute Maximum Ratings | 5 | 11 Layout | 27 |
| 7.2 ESD Ratings..... | 5 | 11.1 Layout Guidelines | 27 |
| 7.3 Recommended Operating Conditions | 5 | 11.2 Layout Example | 27 |
| 7.4 Thermal Information | 5 | 12 Device and Documentation Support | 29 |
| 7.5 Electrical Characteristics..... | 6 | 12.1 Documentation Support | 29 |
| 7.6 System Characteristics | 9 | 12.2 Receiving Notification of Documentation Updates | 29 |
| 8 Detailed Description | 10 | 12.3 Community Resources..... | 29 |
| 8.1 Overview | 10 | 12.4 Trademarks | 29 |
| 8.2 Functional Block Diagram | 10 | 12.5 Electrostatic Discharge Caution | 29 |
| 8.3 Feature Description..... | 10 | 12.6 Glossary | 29 |
| 8.4 Device Functional Modes..... | 15 | 13 Mechanical, Packaging, and Orderable Information | 30 |
| 9 Applications and Implementation | 16 | | |

4 Revision History

| DATE | REVISION | NOTES |
|---------------|----------|-----------------|
| December 2017 | * | Initial release |


5 Device Comparison

Table 1. LMZM23601 Device Options

| PART NUMBER | OUTPUT VOLTAGE | PACKAGE QTY ⁽¹⁾ |
|-----------------|----------------|----------------------------|
| LMZM23601SILR | Adjustable | 3000 |
| LMZM23601V3SILR | 3.3 V | 3000 |
| LMZM23601V5SILR | 5 V | 3000 |
| LMZM23601SILT | Adjustable | 250 |
| LMZM23601V3SILT | 3.3 V | 250 |
| LMZM23601V5SILT | 5 V | 250 |

(1) See Package Option Addendum for tape and reel details as well as links used to order parts.

6 Pin Configuration and Functions



Pin Functions

| PIN | | TYPE ⁽¹⁾ | DESCRIPTION |
|-------------|-----------|---------------------|---|
| NO. | NAME | | |
| 1 | GND | G | Ground for all circuitry. Reference point for all voltages. |
| 2 | MODE/SYNC | I | This is a multifunction mode control input which is tolerant of voltages up to the input voltage. With this input tied LOW, the device is in Auto PFM mode with automatic transition between PFM and PWM with diode emulation at light load. This mode is recommended when the application requires high efficiency at light load. With this input tied HIGH, the device is in forced PWM mode. The device switches at the internal clock frequency. This mode is recommended when the application requires constant switching frequency across the entire load current. With a valid synchronization signal at this pin, the device switches in forced PWM mode at the external clock frequency and synchronized with it at the rising edge of the clock. Do not float this pin. |
| 3 | VIN | P | Input supply to the regulator. Connect a high-quality bypass capacitor(s) directly to this pin and the GND pin (pin 1). |
| 4 | EN | I | Enable input to the regulator. HIGH = ON, LOW = OFF. This pin can be connected to VIN. Do not float. |
| 5 | PGOOD | O | Open-drain, power-good output. Connect to a suitable voltage supply through a current limiting resistor. HIGH = power is good, LOW = fault. This output terminal is LOW when EN is LOW. |
| 6 | VOUT | O | Output voltage terminal. It is internally connected to one terminal of the integrated inductor. Connect an output filter capacitor from VOUT to GND and place the capacitor as close as possible to the VOUT pin. |
| 7 | FB | I | Feedback input to the regulator. If using the fixed 3.3-V or 5-V options of the device, connect this pin to the positive end of the output filter capacitor (the VOUT node). If using the adjustable output option of the device connect this to the feedback voltage divider and keep this node as small as possible on the board layout. |
| 8 | DNC | O | Do not connect. Leave floating. This pin provides access to the internal VCC voltage of the device. |
| 9 | DNC | O | Do not connect. Leave floating. This pin provides access to the internal BOOT voltage for the high side MOSFET driver. |
| 10 | DNC | O | Do not connect. Leave floating. This pin provides access to the internal SW voltage of the device. |
| Thermal Pad | | G | This terminal is internally connected to GND and provides a wide thermal connection from the IC to the PCB. Connect to electrical ground plane for adequate heat sinking. |

(1) G = Ground, I = Input, O = Output, P = Power

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

| | MIN | MAX | UNIT |
|--|------|-----------------------|------|
| V _{IN} to GND | -0.3 | 42 | V |
| SW to GND | -0.3 | V _{IN} + 0.3 | V |
| BOOT to SW | -0.3 | 3.6 | V |
| EN to GND | -0.3 | 42 | V |
| FB to GND (3.3-V and 5-V options) | -0.3 | 16 | V |
| FB to GND (ADJ option) | -0.3 | 5.5 | V |
| PGOOD to GND | -0.3 | 16 | V |
| PGOOD sink current | | 8 | mA |
| MODE/SYNC to GND | -0.3 | 42 | V |
| VCC to GND | -0.3 | 3.6 | V |
| Operating junction temperature, T _J | -40 | 125 | °C |
| Storage temperature, T _{stg} | -65 | 150 | °C |

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

| | | VALUE | UNIT |
|--------------------|-------------------------|--|------|
| V _(ESD) | Electrostatic discharge | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾ | V |
| | | Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾ | |

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

| | | MIN | NOM | MAX | UNIT |
|------------------|--------------------------------|-----|-----|-----|------|
| V _{IN} | Input voltage | 4 | | 36 | V |
| V _{OUT} | Output voltage (5 V) | 0 | | 5 | V |
| | Output voltage (3.3 V) | 0 | | 3.3 | V |
| | Output voltage (ADJ) | 2.5 | | 15 | V |
| I _{OUT} | Output current (1 A) | 0 | | 1 | A |
| | Output current (0.5 A) | 0 | | 0.5 | A |
| T _J | Operating junction temperature | -40 | | 125 | °C |

7.4 Thermal Information

| THERMAL METRIC ⁽¹⁾ | | LMZM23601 | UNIT |
|-------------------------------|--|------------|------|
| | | SIL (USIP) | |
| | | 10 PINS | |
| R _{θJA} | Junction-to-ambient thermal resistance | 45 | °C/W |
| Ψ _{JT} | Junction-to-top characterization parameter | 3 | °C/W |
| Ψ _{JB} | Junction-to-board characterization parameter | 20 | °C/W |

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

7.5 Electrical Characteristics

Limits apply over the recommended operating junction temperature range of -40°C to +125°C, unless otherwise stated. Minimum and maximum limits are ensured through test, design or statistical correlation. Typical values represent the most likely parametric norm at $T_J = 25^\circ\text{C}$, and are provided for reference purposes only. Unless otherwise stated, the following conditions apply: $V_{IN} = 24\text{ V}$.

| PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|------------------------------------|--|--|-------|-----|-------|---------------|
| FEEDBACK | | | | | | |
| V_{FB} | Initial output voltage accuracy (3.3-V and 5-V fixed output) | $V_{IN} = 4\text{ V to }36\text{ V}$, open loop, $T_J = 25^\circ\text{C}$ | -1% | | 1% | |
| | | $V_{IN} = 4\text{ V to }36\text{ V}$, open loop | -1.5% | | 1.5% | |
| V_{REF} | Reference voltage (ADJ option) | $T_J = 25^\circ\text{C}$ | 0.993 | 1 | 1.007 | V |
| | | | 0.985 | 1 | 1.015 | |
| I_{FB} | Input current from FB to GND (ADJ option) | FB = 1 V | | 20 | | nA |
| CURRENT | | | | | | |
| I_Q | Operating quiescent current; measured at VIN pin | $V_{IN} = 12\text{ V}$, $V_{FB} = 5\%$, $V_{OUT} = 5\text{ V}$ | | 6.5 | | μA |
| | | $V_{IN} = 12\text{ V}$, $V_{FB} = 5\%$, $V_{OUT} = 5\text{ V}$, $T_J = 85^\circ\text{C}$ | | | 16 | μA |
| | | $V_{IN} = 12\text{ V}$, $V_{FB} = 5\%$, $V_{OUT} = 5\text{ V}$, $T_J = 125^\circ\text{C}$ | | | TBD | |
| | | $V_{IN} = 24\text{ V}$, $V_{FB} = 5\%$, $V_{OUT} = 5\text{ V}$ | | | 15 | |
| | | $V_{IN} = 24\text{ V}$, $V_{FB} = 5\%$, $V_{OUT} = 5\text{ V}$, $T_J = 85^\circ\text{C}$ | | | 30 | |
| | | $V_{IN} = 24\text{ V}$, $V_{FB} = 5\%$, $V_{OUT} = 5\text{ V}$, $T_J = 125^\circ\text{C}$ | | | TBD | |
| I_B | Bias current into the VOUT pin | $V_{IN} = 24\text{ V}$, $V_{FB} = 5\%$, $V_{OUT} = 5\text{ V}$, Mode = 0 V | | 46 | 80 | |
| I_{SD} | Shutdown quiescent current; measured at VIN pin | EN = 0 V, $V_{IN} = 12\text{ V}$, $T_J = 25^\circ\text{C}$ | | 1.8 | | μA |
| | | EN = 0 V, $V_{IN} = 12\text{ V}$, $T_J = 85^\circ\text{C}$ | | | 3 | |
| | | EN = 0 V, $V_{IN} = 24\text{ V}$, $T_J = 25^\circ\text{C}$ | | | 7 | |
| | | EN = 0 V, $V_{IN} = 24\text{ V}$, $T_J = 85^\circ\text{C}$ | | | TBD | |
| UNDERVOLTAGE LOCKOUT (UVLO) | | | | | | |
| V_{IN_UVLO} | Minimum input voltage to operate | Rising | 3.5 | 3.6 | 3.75 | V |
| $V_{IN_UVLO_HYST}$ | UVLO hysteresis | | 0.28 | 0.3 | 0.35 | V |

Electrical Characteristics (continued)

Limits apply over the recommended operating junction temperature range of -40°C to +125°C, unless otherwise stated. Minimum and maximum limits are ensured through test, design or statistical correlation. Typical values represent the most likely parametric norm at $T_J = 25^\circ\text{C}$, and are provided for reference purposes only. Unless otherwise stated, the following conditions apply: $V_{IN} = 24\text{ V}$.

| PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|---|---|---|------|--------|------|---------------|
| POWER GOOD FLAG (PGOOD) | | | | | | |
| V_{PGOOD_OV} | PGOOD upper threshold voltage | Rising, % of V_{out} | 105% | 106.5% | 110% | |
| V_{PGOOD_UV} | PGOOD lower threshold voltage | Falling, % of V_{out} | 92% | 94% | 97% | |
| V_{PGOOD_GUARD} | Magnitude of PGOOD lower threshold difference from steady state output voltage. | Steady state output voltage PGOOD threshold read at the same T_J and V_{IN} | 4.5% | | | |
| V_{PGOOD_HYST} | PGOOD hysteresis as a percent of output voltage set point | | | 1% | | |
| V_{PGOOD_VALID} | Minimum input voltage for proper PGOOD function | 50- μA pullup to PGOOD pin, $EN = 0\text{ V}$, $T_J = 25^\circ\text{C}$ | | | | V |
| t_{RESET_FILTER} | Glitch filter time constant for PGOOD function | | | 90 | | μs |
| V_{OL} | Low-level PGOOD function output voltage | 50- μA pullup to PGOOD pin, $V_{IN} = 1.5\text{ V}$, $EN = 0\text{ V}$ | | | 0.4 | V |
| | | 0.5-mA pullup to PGOOD pin, $V_{IN} = 12\text{ V}$, $EN = 0\text{ V}$ | | | 0.4 | |
| | | 1-mA pullup to PGOOD pin, $V_{IN} = 12\text{ V}$, $EN = 3.3\text{ V}$ | | | 0.4 | |
| R_{PGOOD_RDSON} | RDSON of the PGOOD output pull down | | | 50 | 80 | Ω |
| SWITCHING FREQUENCY | | | | | | |
| f_{SW} | Switching frequency | $V_{IN} = 24\text{ V}$, 5-V and 3.3-V fixed output options | 675 | 750 | 825 | kHz |
| | | $V_{IN} = 24\text{ V}$, ADJ output options | 900 | 1000 | 1100 | |
| | | $V_{IN} = 36\text{ V}$, 5-V and 3.3-V fixed output options | | 750 | | |
| | | $V_{IN} = 36\text{ V}$, ADJ output options | | 800 | | |
| FREQUENCY SYNCHRONIZATION AND MODE | | | | | | |
| f_{SYNC} | Sync frequency range | 5-V and 3.3-V fixed output options $V_{OUT} + V_{DROPOUT} < V_{IN} < 36\text{ V}$ | 500 | | 825 | kHz |
| | | ADJ output options $V_{OUT} + V_{DROPOUT} < V_{IN} < 28\text{ V}$ | 700 | | 1100 | |
| D_{SYNC} | Sync input duty cycle range | 2.3 V < HIGH state input < 5.5 V | 25% | | 75% | |
| V_{MODE_HIGH} | MODE/SYNC input logic HIGH voltage to enter FPWM mode | | 1.5 | | | V |
| V_{MODE_LOW} | MODE/SYNC input logic LOW voltage to enter AUTO PFM mode | | | | 0.4 | V |
| I_{MODE} | MODE/SYNC leakage current | $V_{IN} = 12\text{ V}$, $V_{MODE/SYNC} = 3.3\text{ V}$ | | 1 | | μA |
| | | $V_{IN} = 12\text{ V}$, $V_{MODE/SYNC} = 12\text{ V}$ | | 5 | | |
| t_{MODE} | MODE transition time to FPWM | $V_{IN} = 12\text{ V}$, $V_{OUT} = 5\text{ V}$, $I_{OUT} = 20\text{ mA}$ | | 300 | | μs |
| | MODE transition time to AUTO PFM | $V_{IN} = 12\text{ V}$, $V_{OUT} = 5\text{ V}$, $I_{OUT} = 20\text{ mA}$ | | 300 | | |
| CURRENT LIMIT PROTECTION | | | | | | |
| I_{L-HS} | high-side switch current limit | Duty cycle approaches 0% | 1.45 | 1.81 | 2.18 | A |
| I_{L-LS} | low-side switch current limit | | 1 | 1.2 | 1.43 | A |
| I_{L-ZC} | Zero-cross current limit | MODE/SYNC = logic LOW | | -0.01 | | A |
| I_{L-NEG} | Low-side reverse current limit (positive current into the SW pin to GND) | MODE/SYNC = logic HIGH | 0.5 | 0.8 | | A |

Electrical Characteristics (continued)

Limits apply over the recommended operating junction temperature range of -40°C to +125°C, unless otherwise stated. Minimum and maximum limits are ensured through test, design or statistical correlation. Typical values represent the most likely parametric norm at $T_J = 25^\circ\text{C}$, and are provided for reference purposes only. Unless otherwise stated, the following conditions apply: $V_{IN} = 24\text{ V}$.

| PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|------------------------------------|---|---|------|------|------|------------------|
| POWER STAGE CHARACTERISTICS | | | | | | |
| HS R_{DS-ON} | High-side MOSFET on-resistance | | | 220 | | m Ω |
| LS R_{DS-ON} | Low-side MOSFET on-resistance | | | 200 | | m Ω |
| t_{ON-MIN} | Minimum high-side on-time | $I_{OUT} = 500\text{ mA}$ | | 50 | 75 | ns |
| $t_{OFF-MIN}$ | Minimum high-side off-time | $I_{OUT} = 500\text{ mA}$ | | 90 | 125 | ns |
| D_{MAX} | Maximum switch duty cycle | 5-V and 3.3-V fixed output options | | 93% | | |
| | | ADJ option | | 91% | | |
| | | While in frequency foldback | 97% | | | |
| L | Integrated inductor - inductance | | | 10 | | μH |
| L_{DCR} | Integrated inductor - DCR | | | 390 | | m Ω |
| ENABLE | | | | | | |
| V_{EN} | Enable input threshold voltage | Rising | 1.7 | | 1.9 | V |
| V_{EN_HYST} | Enable input threshold hysteresis | | 0.45 | | 0.55 | V |
| V_{EN_WAKE} | Enable input wake-up threshold | | 0.4 | | | V |
| I_{EN} | Enable pin input current | $V_{IN} = V_{EN} = 12\text{ V}$ | | 2.7 | | μA |
| VCC REGULATOR | | | | | | |
| V_{CC} | Internal V_{CC} voltage | $V_{IN} = 12\text{ V}, V_{OUT} < 3.3\text{ V}$ | | 3.05 | | V |
| | | $V_{IN} = 12\text{ V}, V_{OUT} \geq 3.3\text{ V}$ | | 3.15 | | |
| V_{CC_UVLO} | Internal V_{CC} voltage input UVLO | V_{IN} rising | 2.75 | 2.81 | 2.87 | V |
| $V_{CC_UVLO_HYST}$ | Internal V_{CC} voltage input UVLO hysteresis | Hysteresis below V_{CC_UVLO} | 160 | | 205 | mV |
| SOFT START | | | | | | |
| t_{SS} | Soft-start time | Time for V_{REF} to ramp from 0% to 90% | 3 | 4 | 5.5 | ms |
| t_{EN_LV} | Turnon delay with low V_{IN} | $V_{IN} < 4.2\text{ V}$ | | 4 | | ms |
| t_{EN} | Turnon delay | $V_{IN} = 12\text{ V}$ | | 0.7 | | ms |
| t_W | Short circuit wait time (hiccup time) | | | 8.0 | | ms |
| THERMAL PROTECTION | | | | | | |
| T_{SD} | Thermal shutdown | Rising threshold | | 155 | 169 | $^\circ\text{C}$ |
| T_{SD_HYST} | Thermal shutdown hysteresis | | | 15 | | $^\circ\text{C}$ |

7.6 System Characteristics

over operating free-air temperature range (unless otherwise noted)


| PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|---|--|--|-----|-----|-----|---------------|
| OUTPUT VOLTAGE REGULATION 5-V OPTION | | | | | | |
| V_{OUT} | 5-V option no load accuracy | $V_{IN} = 24\text{ V}$, $I_{OUT} = 0\text{ A}$, AUTO PFM mode | xxx | 5 | xxx | V |
| | | AUTO PFM mode, $I_{OUT} = 0\text{ A}$ to xx A | | | xxx | %A |
| | | AUTO PFM mode, $I_{OUT} > xx\text{ A}$ | | | xxx | |
| | | $V_{IN} = 24\text{ V}$, $I_{OUT} = 0\text{ A}$, FPWM mode | xxx | 5 | xxx | V |
| | | FPWM mode, $I_{OUT} > xx\text{ A}$ | | | xxx | %A |
| | | $V_{IN} = 6\text{ V}$ to 36 V | | | xxx | %V |
| OUTPUT VOLTAGE REGULATION 3.3-V OPTION | | | | | | |
| V_{OUT} | 3.3-V option no load accuracy | $V_{IN} = 24\text{ V}$, FPWM mode, $I_{OUT} = 0\text{ A}$, AUTO PFM mode | xxx | 3.3 | xxx | V |
| | | AUTO PFM mode, $I_{OUT} = 0\text{ A}$ to xx A | | | xxx | %A |
| | | AUTO PFM mode, $I_{OUT} > xx\text{ A}$ | | | xxx | |
| | | $V_{IN} = 24\text{ V}$, $I_{OUT} = 0\text{ A}$, FPWM mode | xxx | 3.3 | xxx | V |
| | | FPWM mode, $I_{OUT} > xx\text{ A}$ | | | xxx | %A |
| | | $V_{IN} = 4.5\text{ V}$ to 36 V | | | xxx | %V |
| SUPPLY CURRENT | | | | | | |
| I_{Q-VIN} | Input current to the VIN node of the DC-DC converter while in regulation | $V_{IN} = 12\text{ V}$, $V_{OUT} = 3.3\text{ V}$, $I_{OUT} = 0\text{ A}$ | | 23 | | μA |
| | | $V_{IN} = 12\text{ V}$, $V_{OUT} = 5\text{ V}$, $I_{OUT} = 0\text{ A}$ | | 30 | | |
| | | $V_{IN} = 24\text{ V}$, $V_{OUT} = 3.3\text{ V}$, $I_{OUT} = 0\text{ A}$ | | 30 | | |
| | | $V_{IN} = 24\text{ V}$, $V_{OUT} = 5\text{ V}$, $I_{OUT} = 0\text{ A}$ | | 32 | | |
| EFFICIENCY | | | | | | |
| Efficiency | Typical efficiency 12-V input | $V_{IN} = 12\text{ V}$, $V_{OUT} = 5\text{ V}$, $I_{OUT} = 1\text{ A}$ | | 87% | | |
| | | $V_{IN} = 12\text{ V}$, $V_{OUT} = 3.3\text{ V}$, $I_{OUT} = 1\text{ A}$ | | 81% | | |
| | | $V_{IN} = 12\text{ V}$, $V_{OUT} = 5\text{ V}$, $I_{OUT} = 0.5\text{ A}$ | | 90% | | |
| | | $V_{IN} = 12\text{ V}$, $V_{OUT} = 3.3\text{ V}$, $I_{OUT} = 0.5\text{ A}$ | | 87% | | |
| | Typical efficiency 24-V input | $V_{IN} = 24\text{ V}$, $V_{OUT} = 5\text{ V}$, $I_{OUT} = 1\text{ A}$ | | 85% | | |
| | | $V_{IN} = 24\text{ V}$, $V_{OUT} = 3.3\text{ V}$, $I_{OUT} = 1\text{ A}$ | | 79% | | |
| | | $V_{IN} = 24\text{ V}$, $V_{OUT} = 5\text{ V}$, $I_{OUT} = 0.5\text{ A}$ | | 87% | | |
| | | $V_{IN} = 24\text{ V}$, $V_{OUT} = 3.3\text{ V}$, $I_{OUT} = 0.5\text{ A}$ | | 83% | | |
| | | $V_{IN} = 24\text{ V}$, $V_{OUT} = 12\text{ V}$, $I_{OUT} = 1\text{ A}$ | | 92% | | |
| | | $V_{IN} = 24\text{ V}$, $V_{OUT} = 12\text{ V}$, $I_{OUT} = 0.5\text{ A}$ | | 93% | | |

8 Detailed Description

8.1 Overview

The LMZM23601 is a 4-V to 36-V wide-input voltage range, low quiescent current, high-performance DC-DC module designed specifically for space constrained industrial applications. The device is available in an adjustable output voltage option with 2.5-V to 15-V output range, as well as fixed 5-V and 3.3-V output options. The high level of integration and innovative packaging technology utilized in this nano module makes it possible to design a 5-V or 3.3-V 1-A switching converter solution with only an input capacitor, an output capacitor, and 27 mm² of available board space.

8.2 Functional Block Diagram



Copyright © 2017, Texas Instruments Incorporated

8.3 Feature Description

8.3.1 Control Scheme

The LMZM23601 nano module utilizes peak-current-mode-control architecture. This enables the use of wide range of input voltages while maintaining constant switching frequency and good input and output transient response. The device can be used with 5-V, 12-V, or 24-V typical industrial input voltage rail. The short minimum on- and off-times ensure constant frequency regulation over a wide range of input to output voltage conversion ratios. The adjustable (ADJ) output voltage option operates at 1000-kHz switching frequency. The minimum on- and off- times allow for a duty factor window of 5% to 91% at 1000-kHz switching frequency. If the input voltage exceeds approximately 28 V on the ADJ version, the frequency is smoothly reduced from 1000 kHz as a function of input voltage. The switching frequency reduction allows output voltage regulation and the current mode control to operate with a duty factor below 5%. The fixed 5-V and 3.3-V output options operate at 750 kHz nominal switching frequency and the frequency fold back at high input voltage is not active or needed.

Feature Description (continued)

The control architecture also uses frequency foldback at low input voltage in order to achieve low dropout voltage, maintaining output regulation as the input voltage falls close to output voltage. The frequency foldback at low input voltage is active for the ADJ as well as the 5-V and 3.3-V output options. The reduction in frequency is smooth and continuous and is activated as the off-time approaches the minimum value. Under these conditions, the LMZM23601 device operates much like a constant off-time converter allowing the maximum duty cycle to reach 97%. This feature allows output voltage regulation with very low dropout.

The LMZM23601 features exceptional conversion efficiency at light load. As the load current is reduced, the LMZM23601 transitions to light-load mode if the MODE/SYNC terminal is pulled low. In light-load mode the device uses diode emulation to reduce the RMS inductor current and the switching frequency is reduced. The fixed voltage versions (3.3-V and 5-V) do not need an external voltage divider connected to FB, which results in saving two components and lower standby current when the load is in standby. As a result, the consumed supply current is only 21 μA (typical) with 24-V to 3.3-V conversion and 24 μA (typical) with 24-V to 5-V conversion, while the output is regulated with no load.

8.3.2 Soft-Start Function

The LMZM23601 features an internally programmed soft-start time. The soft-start time is fixed internally at about 4 ms and is achieved by ramping the internal reference. The LMZM23601 device starts up properly even if there is a voltage present on output before the activation of the LMZM23601. In such cases, there is no switching until the output voltage value programmed by the ramping reference voltage is above the pre-biased output value. Once the pre-biased voltage level is reached by the reference ramp, the switching starts, and the output ramps up smoothly from the pre-biased value up to the final output voltage.

8.3.3 Enable and External UVLO Function

Some applications may require a precision enable or custom input voltage lock-out (UVLO) functionality. Setting up external UVLO based on the application needs would prevent the converter from trying to regulate the output voltage until after the input voltage has reached a desired minimum level. Such function can be used to lower the current demand from the input supply as the supply is still starting up.

The LMZM23601 features a precision enable (EN) input terminal. The EN input logic has two internal thresholds. The first rising threshold is at 0.9V typical. Its purpose is to wake up the internal VCC regulator to bias the internal circuitry. The EN rising threshold to start switching is 1.8V (typical) with 0.5V (typical) hysteresis. A voltage divider from VIN to EN can be used to set the VIN voltage at which the regulator starts the voltage conversion. The EN terminal is rated for up to the input voltage and can be connected directly to VIN for an always-on operation. Pulling the EN pin below 0.4 V puts the LMZM23601 in shutdown mode. In shutdown mode and 12-V input voltage the LMZM23601 only consumes 1.8 μA (typical) of input current.

8.3.4 Current Limit

The LMZM23601 devices features two current limits inside the IC. A coarse high side or peak current limit is provided to protect against faults. The high-side current limit limits the duration of the on-period of the high-side power MOSFET during a given clock cycle. A precision cycle-by-cycle valley current limit prevents excessive average output current. A new switching cycle is not initiated until the inductor current drops below the valley current limit.

Feature Description (continued)




Figure 1. Current Limit Operation During Output Short Circuit

Figure 1 shows the response of the LMZM23601 device to a short circuit on the output: The peak current limit prevents excessive peak current while the valley current limit prevents excessive average inductor current. After a small number of cycles, hiccup mode is activated.

8.3.5 Hiccup Mode

In order to prevent excessive heating and power consumption under sustained output short circuit conditions, a hiccup mode operation is included in the control logic. If an over current condition is maintained on the output, the LMZM23601 device shuts off both power MOSFETs and waits for a hiccup interval, t_{W} , of approximately 8 ms. After the wait period, the device restarts operation beginning with a soft-start time interval.




Figure 2. Hiccup Operation

Figure 2 shows hiccup mode operation: The LMZM23601 attempts to restart periodically, following a hiccup wait interval. If the fault at the output is still present, another hiccup wait interval is initiated, followed by another restart attempt. This sequence continues until the output short circuit is removed. When the output short circuit is removed, the output ramps up during the next restart sequence.

Feature Description (continued)

8.3.6 Power Good (PGOOD) Function

The LMZM23601 has a built-in power-good signal presented at the PGOOD terminal. This signal indicates whether the output voltage is within the regulation window. The PGOOD terminal is an open-drain output that requires a pullup resistor to a nominal voltage source of 15 V or less. The absolute maximum PGOOD sink current is 8 mA. Typically, TI recommends a pullup resistor value between 10 k Ω and 100 k Ω . Refer to [Electrical Characteristics](#) for the power-good thresholds and hysteresis for undervoltage and overvoltage detection.

8.3.7 MODE/SYNC Function

8.3.7.1 Forced PWM Mode

When constant frequency operation is more important than light load efficiency, the MODE/SYNC input of the LMZM23601 device must be pulled high or a valid synchronization input must be provided. This activates forced-PWM-mode operation. Once activated, this feature ensures that the switching frequency stays constant across the entire load current range, while operating between the minimum and maximum duty cycle limits. The diode emulation feature is turned off in this mode. This means that the device remains in CCM under light loads. The switching frequency in forced PWM mode is only reduced when the input voltage-to-output voltage ratio results in minimum on-time limitation (ADJ version only) or minimum off-time limitation near dropout.

This feature may be activated and deactivated while the part is regulating without removing the load. This feature activates and deactivates gradually, preventing perturbation of output voltage. When in FPWM mode, a limited reverse current is allowed through the inductor allowing power to pass from the regulators output to its input.

8.3.7.2 Auto PFM Mode

If the MODE/SYNC terminal is held low the LMZM23601 device enables automatic power-saving-mode transition at light load. With high load the LMZM23601 regulates the output using normal PWM operation. When the load is light, the control logic smoothly transitions to PFM operation and diode emulation. In this mode, the high side MOSFET is turned on for one or more pulses to provide energy to the load. The on-time of the high side in this mode depends on the input voltage level and a pre-programmed internal $I_{PEAK-MIN}$ current level. The higher the input voltage is, the shorter the on-time is. At this point, there is a longer off-time during which the output would still be in the regulation window because the load is light, and the output is not getting discharged as quickly. The duration of the off-time depends on the load current level. Lighter load results in longer off-time. This mode of operation results in excellent conversion efficiency at very light load. When auto-PFM mode is used, the output voltage at no load is approximately 1% higher than FPWM operation.

8.3.7.3 Dropout Mode

When the input voltage level decreases and approaches the output voltage level, the buck regulator reaches its maximum duty cycle or minimum off-time requirement for each switching cycle. At this point the output is no longer regulated and follows the input voltage minus the voltage drops from V_{IN} to V_{OUT} .

In order to maximize the input voltage range for which the output is still regulated, the LMZM23601 features frequency foldback at low input voltage. This operation extends the switching period and, for a given fixed minimum off-time, it prolongs the maximum duty cycle of the regulator. As a result, the output voltage can still be well regulated even as the input voltage level is very close to the output voltage. This feature can be useful for battery applications (maximizing the useful battery range) or in applications where large input voltage variations can be expected.

Feature Description (continued)
8.3.7.4 SYNC Operation

It is often desirable to synchronize the switching frequency of multiple regulators in a single system. This technique results in better defined EMI behavior and can reduce the need for capacitance on some power rails. The LMZM23601 MODE/SYNC input allows synchronization to an external clock. The LMZM23601 implements an in-phase locking scheme – the rising edge of the clock signal provided to the input of the LMZM23601 device corresponds to turning on the high-side MOSFET device. This function is implemented using phase locking over a limited frequency range eliminating large glitches upon initial application of an external clock. The clock fed into the LMZM23601 device replaces the internal free-running clock but does not affect frequency foldback operation. The output voltage continues to be well regulated using frequency reduction when duty factors outside of the normal duty cycle range are reached.

The device remains in FPWM mode and operates in CCM for light loads when synchronization input is provided.

The MODE/SYNC function logic always prioritizes the proper regulation of the output voltage. [Table 2](#) summarizes the MODE/SYNC function and the operating switching frequency with various conditions.

Table 2. Switching Frequency and MODE/SYNC Function

| DEVICE | SWITCHING FREQUENCY | | | | |
|----------------------------------|-------------------------------|----------------------|-------------------|-------------------------------|-------------------------------|
| | MODE/SYNC | LIGHT LOAD | FULL LOAD | VIN > 28 V | IN DROPOUT MODE |
| ADJ Output | Logic LOW = Auto PFM | Reduced (save power) | Fixed 1000 kHz | Reduced (maintain regulation) | Reduced (maintain regulation) |
| | Logic HIGH = FPWM | Fixed 1000 kHz | Fixed 1000 kHz | Reduced (maintain regulation) | Reduced (maintain regulation) |
| | Valid F _{SYNC} Input | F _{SYNC} | F _{SYNC} | Reduced (maintain regulation) | Reduced (maintain regulation) |
| Fixed 3.3-V Output or 5-V Output | Logic LOW = Auto PFM | Reduced (save power) | Fixed 750 kHz | Fixed 750 kHz | Reduced (maintain regulation) |
| | Logic HIGH = FPWM | Fixed 750 kHz | Fixed 750 kHz | Fixed 750 kHz | Reduced (maintain regulation) |
| | Valid F _{SYNC} Input | F _{SYNC} | F _{SYNC} | F _{SYNC} | Reduced (maintain regulation) |

8.3.8 Thermal Protection

The LMZM23601 monitors its junction temperature (T_J) and shuts off if the it gets too hot. The thermal shutdown threshold for the junction is typically 155°C. Both, high-side and low-side power MOSFETs are turned off until the junction temperature has decreased under the hysteresis level, typically 15°C below the shutdown temperature.

8.4 Device Functional Modes

8.4.1 Shutdown

The LMZM23601 device shuts down most internal circuitry and high-side and low-side power MOSFETs under any of the following conditions:

1. EN is low
2. VIN is below the falling UVLO threshold
3. Junction temperature exceeds T_{SD} threshold

The PGOOD flag remains operational with input voltage as low as 1.5 V.

8.4.2 FPWM Operation

If MODE/SYNC is above the $V_{MODE/SYNC}$ high threshold or a valid synchronizing is applied to MODE/SYNC, constant frequency operation is maintained across load. The ADJ option of the device folds back the frequency when V_{IN} exceeds 28 V typical so that the output voltage can be properly regulated. See [Table 2](#) for all use cases and options. FPWM mode requires negative current be allowed in the inductor if the load is light. If a large negative load is present, operation is halted by a reverse current limit, I_{L-NEG} .

8.4.3 Auto PFM Mode Operation

If MODE/SYNC is below the $V_{MODE/SYNC}$ low threshold, reverse current in the inductor is not allowed. This feature is called diode emulation. While the load is heavy, the regulator uses PWM mode to control the output. If the load is light, the control logic transitions to PFM mode. The switching frequency is reduced, resulting in excellent energy savings while regulation is maintained. Because the frequency is reduced and switching pulses can come in groups, the output voltage ripple can increase slightly. Under this condition, the output ripple can be reduced by increasing the output capacitance.

9 Applications and Implementation

NOTE


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The LMZM23601 device is a step-down nano module, typically used to efficiently convert a high DC input voltage to a lower DC output voltage with a maximum output current of up to 1 A. The following sections describe a simple design procedure for creating a DC-DC converter design with these modules.

9.2 Typical Applications


The LMZM23601 module requires very few external components for a complete DC-DC converter design. If the output voltage for the application is 3.3 V or 5 V, the fixed output voltage option of the LMZM23601 device can be used. In such cases, the design is as simple as adding only an input and an output capacitor. The adjustable output voltage version of the device allows the user to set the output voltage between 2.5 V and 15 V with the addition of two feedback resistors to the bill of materials.



Copyright © 2017, Texas Instruments Incorporated

Figure 3. Fixed 5- V or 3.3-V Typical Application Circuit

Typical Applications (continued)



Copyright © 2017, Texas Instruments Incorporated

Figure 4. Adjustable 2.5-V to 15-V Output Typical Application Circuit

9.2.1 Design Requirements

For this design example, use the parameters listed in [Table 3](#) as the input parameters.

Table 3. Design Parameters

| DESIGN PARAMETER | VALUE | COMMENT |
|----------------------|----------------|--|
| Input voltage range | 8 V to 36 V | This range covers a typical 12-V or 24-V industrial supply |
| Output voltage | 5 V | Fixed or adjustable output voltage can be used |
| Output current range | No load to 1 A | |

9.2.2 Detailed Design Procedure

9.2.2.1 Input Capacitor Selection

The input capacitor selection and placement on the board layout is very important for any buck converter design. This component provides the pulsing high di/dt current every switching cycle and reduces the input voltage ripple seen by the buck converter. Use a good-quality 10- μ F, 1210 (3225) case size, X5R or X7R ceramic capacitor with sufficient voltage rating on the input of the device. Alternatively, in applications with strict size constraints and more stable input voltage it is possible to use a 10- μ F 1206 (3216) case size or a parallel combination of 2 \times 4.7 μ F, 0805 (2012), X5R or X7R capacitors. Ceramic capacitors have a DC bias dependence on their effective capacitance and can de-rate their value significantly when used at higher bias voltage. TI recommends ceramic capacitors with \geq 50-V rating when using the device with a 24-V input supply. Ceramic capacitors with \geq 25-V rating are recommended when using the device with a 12-V input supply.

Just like with any buck converter, place the input capacitor as close as possible and next to the LMZM23601. Connect the capacitor directly to the VIN (pin 3) and GND (pin 1) terminals of the device. This placement ensures that the area of the high di/dt current loop in the buck converter is kept to a minimum, resulting in the lowest possible inductance in the switching current path. The proper placement of the **input capacitor** in any buck converter helps to keep the **output noise** of the converter to a minimum. See [Table 4](#) for several input capacitor choices.

Table 4. Input Capacitor Selection

| VALUE | VOLTAGE RATING | CASE SIZE | DIELECTRIC | QUANTITY | VENDOR | PART NUMBER |
|-------------|----------------|-------------|------------|----------|--------|---------------------|
| 10 μ F | 50 V | 1210 (3225) | X7R | 1 | TDK | C3225X7R1H106M250AC |
| 10 μ F | 50 V | 1210 (3225) | X7R | 1 | MuRata | GRJ32ER71H106KE11 |
| 10 μ F | 50 V | 1206 (3216) | X5R | 1 | TDK | C3216X5R1H106K160AB |
| 4.7 μ F | 50 V | 0805 (2012) | X5R | 2 | TDK | C2012X5R1H475K125AB |

For this design example a single 10- μ F, 50-V 1210 X7R capacitor is used.

9.2.2.2 Output Capacitor Selection


TI recommends low-ESR ceramic capacitors for output capacitors. There is a requirement for minimum capacitance on the output of the LMZM23601 in order to ensure stable operation. The minimum output capacitance requirement depends on the output voltage setting. There is also a maximum capacitance value for stability and in order to limit the in-rush supply current. Excessive output capacitance can result in excessive current to be drawn from the input supply during startup. If the overcurrent condition is persistent during start-up, the over current protection of the LMZM23601 can activate and affect the normal output voltage ramp up. In extreme cases, the [Hiccup Mode](#) operation can be activated during start-up if the maximum output capacitance is exceeded.

Refer to [Table 5](#) for the minimum, recommended, and maximum output capacitance values for each output voltage. For this example with a 5-V output a 22- μ F capacitor can be used.

Table 5. Output Capacitor

| OUTPUT VOLTAGE | MINIMUM OUTPUT CAPACITANCE | RECOMMENDED OUTPUT CAPACITANCE | MAXIMUM OUTPUT CAPACITANCE |
|----------------|----------------------------|--------------------------------|----------------------------|
| 2.5 V | 47 μ F | 68 μ F | 390 μ F |
| 3.3 V | 22 μ F | 33 μ F | 330 μ F |
| 5 V | 15 μ F | 22 μ F | 220 μ F |
| 12 V | 10 μ F | 15 μ F | 200 μ F |
| 15 V | 10 μ F | 15 μ F | 200 μ F |

9.2.2.3 Feedback Voltage Divider for Adjustable Output Voltage Versions



Copyright © 2017, Texas Instruments Incorporated

Figure 5. Adjustable 2.5 V to 15 V Output Typical Application Circuit

The adjustable version of the LMZM23601 regulates the output voltage such that the FB node voltage is equal to the internal V_{REF} voltage of 1 V. The output voltage is then set by a feedback voltage divider formed by two external resistors, R_{FBT} and R_{FBB} .

$$V_{OUT} = V_{REF} \times \frac{R_{FBB} + R_{FBT}}{R_{FBB}} \quad (1)$$

The range of adjustable output voltage is 2.5 V to 15 V.

Choose a value for R_{FBT} in the k Ω range, and calculate the bottom resistor R_{FBB} using Equation 2:

$$R_{FBB} = \frac{R_{FBT}}{\frac{V_{OUT}}{V_{REF}} - 1} \quad (2)$$

For this design example the output voltage is set to 5 V. The fixed 5-V output voltage option of the LMZM23601 can be used without any feedback resistors. If the adjustable output option is used for this design condition, the top feedback resistor R_{FBT} can be set to 102 k Ω . The R_{FBB} value results in 25.5 k Ω .

9.2.2.4 R_{PU} - PGOOD Pull Up Resistor

The PGOOD terminal of the LMZM23601 is an open-drain output. If the application requires a power-good flag, use a 100-k Ω pullup resistor from the PGOOD terminal to an external voltage rail. If a power-good function is not necessary, the PGOOD terminal can be left floating.

9.2.2.5 V_{IN} Divider and Enable

If the application requires custom input UVLO level higher than the internal UVLO, a voltage divider can be connected from V_{IN} to the EN terminal to set the turnon threshold.




Figure 6. Enable Divider to Set External UVLO Threshold

Choose the top resistor R_{ENB} between 10 k Ω and 50 k Ω and calculate the R_{ENT} according to Equation 3.

$$R_{ENT} = \left(\frac{V_{START}}{V_{EN}} - 1 \right) \times R_{ENB}$$

$$V_{STOP} = V_{START} \times \left(1 - \frac{V_{EN_HYST}}{V_{EN}} \right)$$

where


- V_{START} is the rising input voltage level at which switching starts. Choose this value based on the application requirements.
- V_{STOP} is the input voltage at which switching stops
- V_{EN} is the rising threshold on EN; see [Electrical Characteristics](#)
- V_{EN_HYST} is the hysteresis on the EN threshold; see [Electrical Characteristics](#)

(3)

9.2.3 Application Curves


Unless otherwise stated, the following conditions apply: $V_{IN} = 24\text{ V}$, $T_A = 25^\circ\text{C}$.

9.2.3.1 $V_{OUT} = 5\text{ V}$




MODE = Low for Auto PFM Mode 5-V Adjustable Output
 MODE = High for FPWM Mode

Figure 7. Efficiency




5-V Adjustable Output MODE = High
 10% to 100% Load Step

Figure 8. Load Transient



5-V Adjustable Output I_{OUT} = 1 A

Figure 9. Output Ripple 20 MHz BW



5-V Adjustable Output I_{OUT} = 1 A

Figure 10. Output Ripple 250-MHz BW




Figure 11. Line and Load Regulation











Figure 12. Start-up With 24-V Input

9.2.3.2 $V_{OUT} = 3.3\text{ V}$




9.2.3.3 $V_{OUT} = 12\text{ V}$




MODE = High for FPWM Mode 12-V Adjustable Output
 MODE = Low for Auto PFM Mode

Figure 19. Efficiency




12-V Adjustable Output MODE = High
 10% to 100% Load Step

Figure 20. Load Transient




12-V Adjustable Output $I_{OUT} = 1\text{ A}$

Figure 21. Output Ripple 20-MHz BW




12-V Adjustable Output $I_{OUT} = 1\text{ A}$

Figure 22. Output Ripple 250-MHz BW



MODE = High for FPWM Mode 12-V Adjustable Output
 MODE = Low for Auto PFM Mode







Figure 23. Line and Load Regulation



12-V Adjustable Output Toggle Enable


Figure 24. Start-up With 24-V Input

9.2.3.4 $V_{OUT} = 15\text{ V}$




ADVANCE INFORMATION

9.2.3.5 $V_{OUT} = 2.5\text{ V}$




MODE = High for FPWM Mode
MODE = Low for Auto PFM Mode
2.5-V Adjustable Output

Figure 31. Efficiency




2.5-V Adjustable Output
10% to 100% Load Step
MODE = High

Figure 32. Load Transient



2.5-V Adjustable Output
 $I_{OUT} = 1\text{ A}$

Figure 33. Output Ripple 20-MHz BW



2.5-V Adjustable Output
 $I_{OUT} = 1\text{ A}$

Figure 34. Output Ripple 250-MHz BW




Figure 35. Line and Load Regulation




Figure 36. Start-up with 24-V Input

9.3 Do's and Don't's

- Don't: Exceed the absolute maximum ratings of the device.
- Don't: Exceed the ESD ratings of the device.
- Don't: Exceed the recommended operating conditions.
- Don't: Allow the EN or MODE/SYNC terminals to float.
- Don't: Allow the output voltage to exceed the input voltage, nor go below ground.
- Do: Follow all of the guidelines and/or suggestions found in this data sheet, before committing your design to production.
- Do: Review your designs with TI Application Engineers on the [E2E forum](#).

10 Power Supply Recommendations

10.1 Supply Voltage Range

The voltage of the input supply must not exceed the absolute maximum ratings and the recommended operating conditions of the LMZM23601.

10.2 Supply Current Capability

The input supply must be able to supply the required input current to the LMZM23601 converter. The required input current depends on the application's minimum input voltage, the required maximum output current, the output voltage, and the converter efficiency η for this condition.

$$I_{IN} \geq \frac{V_{OUT} \times I_{OUTMAX}}{V_{INMIN} \times \eta} \quad (4)$$

As an example, assuming that the adjustable output voltage version of the LMZM23601 is used for a 5-V, 1-A output converter design with 12-V minimum input voltage. The conversion efficiency for this condition is about 85 %. The required input current from the supply would be 0.49 A, so an input power supply with ≥ 0.5 A current capability would be recommended.

10.3 Supply Input Connections

Long input connection cables can cause issues with the normal operation of any buck converter. Some of the issues could be a voltage drop in the input voltage or stability probes because of the added series input inductance.

10.3.1 Voltage Drops

Using long input wires to connect the supply to the input of any converter adds impedance in series with the input supply. This impedance can cause a voltage drop at the VIN pin of the converter when the output of the converter is loaded. If the input voltage is near the minimum input operating voltage for the design, this added voltage drop can cause the converter to drop out or reset. If long wires are used during testing, it is recommended to add some bulk (for example, electrolytic) capacitance at the input of the converter.

10.3.2 Stability

The added inductance of long input cables together with the ceramic (and low ESR) input capacitor can result in an underdamped RLC network at the input of the buck converter. This circuit may cause instability, or over-voltage transients at the VIN pin each time the input supply is cycled on and off. If long wires are used, TI recommends adding some electrolytic bulk capacitance in parallel with the ceramic input capacitor. The ESR of the bulk capacitor improves the damping. Use an electrolytic capacitor with a capacitance at least four times larger than the ceramic input capacitance.

$$C_{BULK} \geq 4 \times C_{CER} \quad (5)$$

The required ESR from the bulk capacitor depends on the cable inductance.

$$ESR_{BULK} \geq \sqrt{\frac{L_{CABLE}}{C_{CER}}} \quad (6)$$

For example, two cables (one for VIN and one for GND), each 1 meter (approximately 3 feet) long with ~1 mm diameter (18 AWG), placed 1 cm (approximately 0.4 inch) apart forms a rectangular loop resulting in about 1.2 μ H of inductance. The inductance in this example can be decreased to almost half if the input wires are twisted. Based on a 10- μ F ceramic input capacitor, the recommended parallel C_{BULK} is ≥ 40 μ F. Using a 47- μ F capacitor is sufficient. Based on about 1.2 μ H of inductance and 10 μ F of ceramic input capacitance, the recommended ESR of the bulk capacitor is 0.35 Ω or larger. See [TI User Guide, Simple Success with Conducted EMI for DC-DC Converters](#) for more details on input filter design.

11 Layout

11.1 Layout Guidelines

Good board layout is essential for the proper operation of any switching regulator. A poor layout can ruin an otherwise perfect schematic design. The good news is that it is relatively easy to achieve an optimized layout when using a module because some of the critical nodes for the board layout are internal to the device. To have a good layout with this module, the designer should follow these main objectives:

1. *Minimize the inductance in the switching current path of the converter.* The switching current path in the buck converter is formed by the input capacitor and the power switches (for example, MOSFETs). A **common mistake** in many buck converter layouts is placing the input capacitor far from the IC. This introduces inductance in the switching current path, which leads to high frequency ringing on the switching node, which results in high frequency noise coupled all the way to the output voltage. The **input capacitor** placement affects the amount of **noise on the output** in a buck converter. Place the input capacitor as close as possible, right next to the LMZM23601 device ensures that the switching current path area is kept to a minimum. This results in the lowest possible inductance in the path of high di/dt current.
2. *Protect any sensitive nodes in the converter design.* The feedback node is usually a sensitive area of the converter and needs to be away from any noise sources. The fixed 5-V and 3.3-V output voltage versions of the LMZM23601 have the feedback resistors internal to the device, and the sensitive node is inside the module. However, if the adjustable option is used, then two feedback resistors are required to set the output voltage. A **common mistake** in many layouts is placing the divider close to the load, far from the device, and then using a long feedback trace back to the regulator. A long feedback trace can potentially pick up noise from other nearby circuits. TI recommends placing the feedback divider as close as possible to the LMZM23601 device so that the feedback node is as small as possible.
3. *Provide enough copper for heat dissipation.* The board copper provides a thermal resistance path for the heat to flow out of the package and dissipate into the environment. Place a *dog-bone* shape of ground (GND) copper under the module for proper heat sinking. Also, place thermal vias to provide a heat path to the other board layers. TI recommends an unbroken GND plane or GND area of copper on the top and bottom layers.

11.2 Layout Example




Figure 37. Layout Example With Fixed Output Version

Layout Example (continued)




Figure 38. Layout Example With Adjustable Output Version

12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation request the following:

[AN-1149 Layout Guidelines for Switching Power Supplies](#)

[Constructing Your Power Supply – Layout Considerations](#)

[AN-1229 Simple Switcher PCB Layout Guidelines \(SNVA054\)](#)

[Using New Thermal Metrics](#)

[PowerPAD Made Easy](#)

[PowerPAD™ Thermally Enhanced Package](#)

[Semiconductor and IC Package Thermal Metrics](#)

[AN-2020 Thermal Design By Insight, Not Hindsight](#)

[AN-1520 A Guide to Board Layout for Best Thermal Resistance for Exposed Pad Packages](#)

[TI User Guide, Simple Success with Conducted EMI for DC-DC Converters](#)

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.4 Trademarks

MicroSiP, PowerPAD, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

12.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.6 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

ADVANCE INFORMATION

PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan (2) | Lead/Ball Finish (6) | MSL Peak Temp (3) | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|---------------|--------------|-----------------|------|-------------|-----------------|-------------------------|----------------------|--------------|-------------------------|---------|
| PLMZM23601SILR | ACTIVE | uSiP | SIL | 10 | 3000 | TBD | Call TI | Call TI | -40 to 125 | | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSELETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.