


### Product Description

The TQP3M9040 is a high linearity, ultra-low noise figure dual device amplifier in a 4 x 4 mm package. At 1950 MHz in a balanced configuration, this LNA provides 17.7 dB gain, 21.8 dBm IIP3 and 0.62 dB noise figure. The part does not require a negative supply for operation and is bias adjustable for both drain current and voltage. The device is housed in a green/RoHS-compliant industry standard QFN package.

The TQP3M9040 consists of a single monolithic GaAs E-pHEMT die and integrates bias circuitry as well as shut-down capability allowing the LNA to be useful for both FDD and TDD applications.

The TQP3M9040 is optimized for the 1500 – 2300 MHz band, but can be used outside of the band. Qorvo offers pin-compatible dual LNAs for the 500 – 1500 MHz band (TQP3M9039) and 2.3 – 4.0 GHz (TQP3M9041). The balanced amplifier is optimized for high performance receivers in wireless infrastructure and can be used for base-station transceivers or tower-mounted amplifiers



16-pin 4 mm x 4 mm QFN Package


### Key Features

- 0.18 dB NFmin (Single Channel) at 1950 MHz
- 1500–2300 MHz operational bandwidth
- Gain = 18 dB at 1950 MHz
- +21.8 dBm Input IP3
- Integrated shut-down biasing feature
- Bias adjustable
- Does not require negative voltage supply
- 4x4 mm 16-pin QFN plastic package

### Applications

- Base Station Receivers
- Tower Mount Amplifiers
- Balanced Amplifiers
- FDD-LTE, TDD-LTE, WCDMA, CDMA, GSM
- General Purpose Wireless

### Functional Block Diagram



Top View

### Ordering Information

Part No.	Description
TQP3M9040	1500–2300 MHz Dual LNA
TQP3M9040-PCB	1700–2000 MHz Evaluation Board
Standard T/R size = 2500 pieces on a 13" reel	

## Absolute Maximum Ratings

Parameter	Rating
Storage Temperature	-65 to 150°C
Drain Voltage ( $V_d$ )	+7 V
$I_{dd}$ ( $V_d = 5V$ ), single channel	300 mA
Input Power (CW)	+22 dBm
Input Power (DC off condition)	+22 dBm
Input Power (DC off condition & 10% Duty Cycle)	+30 dBm

Operation of this device outside the parameter ranges given above may cause permanent damage.

## Recommended Operating Conditions

Parameter	Min	Typ	Max	Units
$V_{pd}$	0		+5	V
$V_g$	0	+0.5	+1	V
$V_d$	+2		+5	V
$I_d$ , single channel		57	80	mA
Operating Temp. Range	-40		+105	°C
$T_{ch}$ (for >10 <sup>6</sup> hrs MTTF)			190	°C

Electrical specifications are measured at specified test conditions. Specifications are not guaranteed over all recommended operating conditions.

## Electrical Specifications

Parameter	Conditions <sup>(1)</sup>	Min	Typ	Max	Units
Operational Frequency Range		1500		2300	MHz
Test Frequency			1950		MHz
Gain		16.5	17.7	19	dB
Output P1dB			+20.8		dBm
Input IP3	$P_{in} = -13$ dBm/tone, $\Delta f = 1$ MHz	+17	+21.8		dBm
Output IP3	$P_{out} = +5$ dBm/tone, $\Delta f = 1$ MHz		+39.8		dBm
Noise Figure <sup>(2)</sup>	Balanced Configuration		0.62	1	dB
Drain Voltage, $V_d$			+4.35		V
Drain Current, $I_d$	Single Channel	35	57	80	mA
Power Down Control Voltage, $V_{pd}$	On-State	0		+0.3	V
	Off-State	+2.1		$V_d$	V
Thermal Resistance, $\theta_{jc}$	Junction to case - per channel		53		°C/W

Notes:

1. Test conditions unless otherwise noted:  $V_d = +4.35V$ , Temp. = +25°C, tuned balanced configuration.
2. The Noise Figure is de-embedded to the input pin of the input hybrid coupler.

## De-embedded S-parameters Data

Freq (MHz)	S11 (dB)	S11 (ang)	S21 (dB)	S21 (ang)	S12 (dB)	S12 (ang)	S22 (dB)	S22 (ang)
10	-0.06	-1.54	31.57	-179.44	-66.37	83.33	-3.51	4.81
50	-0.29	-6.03	31.96	173.07	-55.58	60.63	-1.81	6.07
100	-0.54	-10.52	31.75	163.19	-52.22	60.85	-1.40	2.06
200	-1.20	-18.48	30.96	146.67	-48.40	65.09	-1.30	-2.46
400	-2.75	-28.17	28.63	123.87	-44.23	71.99	-1.41	-7.65
600	-4.00	-33.27	26.48	108.90	-40.96	74.11	-1.50	-11.81
800	-4.97	-36.69	24.67	97.89	-38.73	73.40	-1.58	-15.86
1000	-5.66	-39.84	23.17	88.95	-36.90	72.99	-1.65	-19.77
1200	-6.26	-43.11	21.91	81.07	-35.10	71.78	-1.72	-24.00
1400	-6.73	-46.60	20.83	73.94	-33.77	71.46	-1.78	-28.18
1500	-7.00	-48.53	20.36	70.54	-33.12	70.85	-1.83	-30.34
1600	-7.22	-51.02	19.93	67.11	-32.39	70.12	-1.87	-32.67
1700	-7.42	-53.20	19.51	63.77	-31.85	68.31	-1.91	-35.05
1800	-7.68	-55.26	19.13	60.52	-31.21	68.18	-1.96	-37.41
1900	-7.96	-58.41	18.78	57.12	-30.72	66.19	-2.03	-39.91
2000	-8.16	-61.55	18.46	53.65	-30.18	65.67	-2.10	-42.66
2100	-8.43	-63.59	18.14	50.00	-29.70	62.89	-2.19	-45.82
2200	-9.10	-62.94	17.68	45.15	-29.92	59.30	-2.55	-48.37
2300	-8.21	-65.53	17.13	44.91	-29.23	67.17	-2.30	-47.99
2500	-8.55	-74.25	16.81	38.63	-27.89	62.25	-2.28	-55.40
2600	-8.70	-77.77	16.55	35.49	-27.43	60.71	-2.36	-58.21
2800	-8.80	-84.55	16.07	29.20	-26.59	57.67	-2.38	-64.26
3000	-9.09	-90.73	15.61	22.82	-25.75	54.52	-2.47	-70.55
3200	-9.00	-93.85	15.06	16.95	-25.21	50.82	-2.58	-76.51
3500	-8.97	-105.77	14.61	8.21	-23.79	47.35	-2.55	-85.55

Notes:

1. Test conditions unless otherwise noted:  $V_{DD}=+4.35\text{ V}$ ,  $I_{DD}=57\text{ mA}$ ,  $Temp=+25^{\circ}\text{C}$ , 50 Ohm system.


## Noise Parameters

Freq (GHz)	NF <sub>min</sub> (dB)	$\Gamma_{Opt}$ (mag)	$\Gamma_{Opt}$ (deg)	Rn ( $\Omega$ )
1.5	0.23	0.28	30.22	0.07
1.6	0.16	0.28	52.28	0.05
1.7	0.20	0.25	60.52	0.05
1.75	0.17	0.23	53.55	0.05
1.8	0.14	0.23	58.35	0.05
1.9	0.19	0.15	61.50	0.05
1.95	0.18	0.20	64.85	0.05
2	0.19	0.14	59.80	0.05
2.1	0.20	0.18	68.75	0.05
2.2	0.29	0.15	46.53	0.07
2.3	0.29	0.13	60.65	0.06
2.35	0.29	0.10	87.88	0.06
2.4	0.32	0.07	114.56	0.05
2.5	0.44	0.02	-95.07	0.07
2.6	0.37	0.08	128.24	0.05
2.7	0.41	0.08	165.35	0.05

Notes:

1. Test conditions unless otherwise noted:  $V_{DD}=+4.35\text{ V}$ ,  $I_{DD}=57\text{ mA}$ ,  $Temp=+25^{\circ}\text{C}$ , 50 Ohm system.


De-embedded S-parameters Data



Notes:

- Noise parameter measurements taken at the package pin reference plane. The gate and drain are biased externally through bias-tees. The achievable NFmin will worsen with on board non-ideal bias circuit.

## TQP3M9040-PCB Evaluation Board (1700-2000 MHz)



See Evaluation Board PCB Information section for PCB material and stack-up.


## Bill of Material – TQP3M9040-PCB

Reference Des.	Value	Description	Manufacturer	Part Number
U1	n/a	TQP3M9040	TriQuint	TQP3M9040
X1	n/a	Hybrid Coupler	Anaren	X3C19P1-03S
X2	n/a	Hybrid Coupler	Anaren	C1720J5003A00
R1, R9	330 Ω	RES, 0402, +/-5%, 1/10W	Various	
R8, R15	51 Ω	RES, 0402, +/-5%, 1/10W	Various	
R6, R14	12 Ω	RES, 0402, +/-5%, 1/10W	Various	
R4, R12	2.7K Ω	RES, 0402, +/-5%, 1/10W	Various	
R7, R16	6.8 Ω	RES, 0603, +/-5%, 1/8W	Various	
R2, R10	0 Ω	RES, 0402, +/-5%, 1/10W	Various	
C1, C4	22 pF	CAP, 0402, +/-5%, 50V	Panasonic	ECJ-0EC1H220J
C7, C14	4.7 pF	CAP, 0402, +/-0.25pF, 25V	Panasonic	ECD-G0E4R7C
C21, C22, C11, C19	100 pF	CAP, 0402, +/-5%, 50V	Panasonic	ECJ-0EC1H101J
C9, C16	0.01 uF	CAP, 0805, +/-5%, 50V, X7R	Various	
C10, C20	1000 pF	CAP, 0402, +/-10%, 50V	Various	
C12, C13, C17, C18	1.5 pF	CAP, 0402, +/-0.05pF, 25V	AVX	04023J1R5ABSTR
L2, L4	1.2 nH	IND, 0402, +/-5%	Coilcraft	0402CS-1N2XJL
L3, L6, L7, L9	47 nH	IND, 0603, +/-5%, 600mA	Coilcraft	0603CS-47NXJL
L8, L10	3.3 nH	IND, 0402, +/-5%	Coilcraft	0402CS-3N3XJL
C3, C6, C8, C15	DNP			

Notes:


1. R2 and R10 may be replaced with metal trace in target applications.

**Application Circuit – TQP3M9040-PCB**




**Evaluation Board PCB Information**

**TriQuint PCB 1094098 Material and Stack-up**



50 ohm line dimensions: width = .040", spacing = .020"




## Typical Performance (Balanced Configuration)

Parameter	Typical Value <sup>(1)</sup>					Units
	1700	1800	1900	1950	2000	
Frequency	1700	1800	1900	1950	2000	MHz
Gain	18.2	18.3	18.1	18	17.6	dB
Noise Figure (Balanced Configuration) <sup>(2)</sup>	0.50	0.52	0.55	0.57	0.59	dB
Input Return Loss	29	35	45	38	35	dB
Output Return Loss	22	23	27	27	24	dB
Output P1dB	+20.7	+20.7	+20.7	+20.8	+20.8	dBm
IIP3 (Pin/tone=-13 dBm, Δf = 1 MHz)	+20.4	+21.1	+21.6	+21.8	+22	dBm

**Notes:**

1. Test conditions unless otherwise noted:  $V_{DD}=+4.35$  V,  $I_{DD}=57$  mA, Temp= $+25^{\circ}\text{C}$ , 50 Ohm system.
2. NF is de-embedded to the input of the input hybrid coupler.


## Performance Plots (Balanced Configuration)



**Notes:**

1. Test conditions unless otherwise noted:  $V_{DD}=+4.35$  V,  $I_{DD}=57$  mA, Temp= $+25^{\circ}\text{C}$ , 50 Ohm system.

## Pad Configuration and Description




Top View

Pad No.	Label	Description
1	RFIn1/Vg1	RF input pin for channel 1. Gate voltage bias pin for channel 1.
2, 3, 10, 11	GND	No internal connection but should be grounded to provide PCB mounting integrity and isolation between the two RF paths.
4	RFIn2/Vg2	RF input pin for channel 2. Gate voltage bias pin for channel 2.
5	DC Bias 2	DC out bias for channel 2
6	Vpd2	Power down control voltage for channel 1
7	Ictrl2	Channel 2 drain current control
8, 13	NA	No internal connection. These pins can be grounded to provide PCB mounting integrity.
9	RFout2/Vd2	RF output pin for channel 2. Gate voltage bias pin for channel 2.
12	RFout1/Vd1	RF output pin for channel 1. Drain voltage bias pin for channel 1.
14	Ictrl1	Channel 1 drain current control
15	Vpd1	Power down control voltage for channel 1
16	DC Bias 1	DC out bias for channel 1
Backside Paddle	RF/DC GND	RF/DC Ground. Follow recommended via pattern and ensure good solder attach for best thermal and electrical performance.
22	NC	No Internal Connection
23	NC	No Internal Connection
24	NC	No Internal Connection




## Package Marking and Dimensions

Marking: Part number – 3M9040  
 Year, week - YYWW  
 Assembly code - AaXXXX



- Notes:
1. All dimensions are in millimeters. Angles are in degrees.
  2. Except where noted, this part outline conforms to JEDEC standard MO-220, Issue E (Variation VGGC) for thermally enhanced plastic very thin fine pitch quad flat no lead package (QFN).
  3. Dimension and tolerance formats conform to ASME Y14.4M-1994.
  4. The terminal #1 identifier and terminal numbering conform to JESD 95-1 SPP-012


## Recommended PCB Layout Pattern



### COMPONENT SIDE

- Notes:
1. All dimensions are in millimeters. Angles are in degrees.
  2. Use 1 oz. copper minimum for top and bottom layer metal.
  3. We recommend a 0.35mm (#80/.0135") diameter bit for drilling via holes and a final plated thru diameter of 0.25 mm (0.10").
  4. Ensure good package backside paddle solder attach for reliable operation and best electrical performance.


Tape and Reel Information – Carrier and Cover Tape Dimensions



Feature	Measure	Symbol	Size (in)	Size (mm)
Cavity	Length	A0	0.171	4.35
	Width	B0	0.171	4.35
	Depth	K0	0.051	1.30
	Pitch	P1	0.315	8.00
Centerline Distance	Cavity to Perforation - Length Direction	P2	0.079	2.00
	Cavity to Perforation - Width Direction	F	0.217	5.50
Cover Tape	Width	C	0.362	9.20
Carrier Tape	Width	W	0.472	12.0


**Tape and Reel Information – Reel Dimensions**

Standard T/R size = 2,500 pieces on a 13" reel.



Feature	Measure	Symbol	Size (in)	Size (mm)
Flange	Diameter	A	12.992	330
	Thickness	W2	0.717	18.2
	Space Between Flange	W1	0.504	12.8
Hub	Outer Diameter	N	4.016	102.0
	Arbor Hole Diameter	C	0.512	13.0
	Key Slit Width	B	0.079	2.0
	Key Slit Diameter	D	0.795	20.2

**Tape and Reel Information – Tape Length and Label Placement**



- Notes:
1. Empty part cavities at the trailing and leading ends are sealed with cover tape. See EIA 481-1-A.
  2. Labels are placed on the flange opposite the sprockets in the carrier tape.

## Handling Precautions

Parameter	Rating	Standard
ESD – Human Body Model (HBM)	Class 1A	ESDA / JEDEC JESD22-A114
ESD – Charged Device Model (CDM)	Class C3	JEDEC JESD22-C101F
MSL – Moisture Sensitivity Level	Level 2	IPC/JEDEC J-STD-020



Caution!  
ESD-Sensitive Device

## Solderability

Compatible with both lead-free (260°C max. reflow temp.) and tin/lead (245°C max. reflow temp.) soldering processes. Solder profiles available upon request.

Contact plating: Ni/Pd/Au (*Electroless Ni 2-5 μm, Electroless Pd 0.11-0.18 μm, Electroless (hybrid) Au 0.07 – 0.12 μm*)

## RoHS Compliance

This part is compliant with 2011/65/EU RoHS directive (Restrictions on the Use of Certain Hazardous Substances in Electrical and Electronic Equipment) as amended by Directive 2015/863/EU.

This product also has the following attributes:

- Lead Free
- Halogen Free (Chlorine, Bromine)
- Antimony Free
- TBBP-A (C<sub>15</sub>H<sub>12</sub>Br<sub>4</sub>O<sub>2</sub>) Free
- PFOS Free
- SVHC Free



## Contact Information

For the latest specifications, additional product information, worldwide sales and distribution locations:

Web: [www.qorvo.com](http://www.qorvo.com)

Tel: 1-844-890-8163

Email: [customer.support@qorvo.com](mailto:customer.support@qorvo.com)

## Important Notice

The information contained herein is believed to be reliable; however, Qorvo makes no warranties regarding the information contained herein and assumes no responsibility or liability whatsoever for the use of the information contained herein. All information contained herein is subject to change without notice. Customers should obtain and verify the latest relevant information before placing orders for Qorvo products. The information contained herein or any use of such information does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other intellectual property rights, whether with regard to such information itself or anything described by such information. **THIS INFORMATION DOES NOT CONSTITUTE A WARRANTY WITH RESPECT TO THE PRODUCTS DESCRIBED HEREIN, AND QORVO HEREBY DISCLAIMS ANY AND ALL WARRANTIES WITH RESPECT TO SUCH PRODUCTS WHETHER EXPRESS OR IMPLIED BY LAW, COURSE OF DEALING, COURSE OF PERFORMANCE, USAGE OF TRADE OR OTHERWISE, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.**

Without limiting the generality of the foregoing, Qorvo products are not warranted or authorized for use as critical components in medical, life-saving, or life-sustaining applications, or other applications where a failure would reasonably be expected to cause severe personal injury or death.

Copyright 2020 © Qorvo, Inc. | Qorvo is a registered trademark of Qorvo, Inc.