PI74LVTC16245

3.3V 16-Bit Bi-Directional Transceiver with 3-State Outputs

Product Features

- Advanced low power CMOS design for 2.7V to 3.6V Vcc operation
- Supports 5V input/output tolerance in mixed signal mode operation
- Function compatible with LVT family of products
- Balanced ±24mA output drive
- Typical V_{OLP} (Output Ground Bounce) <0.8V at V_{CC}=3.3V, T_A=25°C
- I_{off} and Power Up/Down 3-State support live insertion
- Latch-up performance exceeds 200mA Per JESD78
- ESD protection exceeds JESD 22
  - 2000V Human-Body Model (A114-B)
  - 200V Machine Model (A115-A)
- Available Packages (Pb-free Available):
  - 48-pin 240-mil wide plastic TSSOP (A48)
  - 48-pin 300-mil wide plastic SSOP (V48)
- Industrial Temperature -40°C to +85°C

Product Description


Pericom Semiconductor's PI74LVTC series of logic circuits are produced using the Company's advanced submicron CMOS technology, achieving industry leading speed.

The PI74LVTC16245 is a non-inverting 16-bit Bidirectional Transceiver designed for low-voltage 2.7V to 3.6V V_{CC} operation, with the capability of interfacing to the 5V system environment. This tranceiver is designed for asynchronous two-way communication between data buses. The direction control input pin (xDIR) determines the direction of the data flow through the bidirectional transceiver. The Direction and Output Enable controls are designed to operate this device as either two independent 8-bit tranceivers or one 16-bit transceiver. The output enable ($x\overline{OE}$) input, when HIGH, disables both A and B ports by placing them in HIGH Z condition.

When Vcc is between 0 to 1.5V during power up or power down, the outputs of the device are in the high-impedance state. To ensure the high-impedance state above1.5V, $\overline{OE}$ should be tied to Vcc through a pullup resistor; the minimum value of the resistor is determined by the current sinking capability of the driver.

The device fully supports live-insertion with its I_{off} and power-up/down 3-state. The I_{off} circuitry disables the outputs when the power is off, preventing the backflow of damaging current through the device. Power-up/down 3-state places the outputs in the high-impedance state during power up or power down, preventing driver conflict.

Logic Block Diagram



Maximum Ratings

(Above which the useful life may be impaired.
For user guidelines, not tested.)

Supply voltage range, V_{CC} ..... –0.5V to +6.5V
Input voltage range, V_I(1) ..... –0.5V to +6.5V
Voltage range applied to any output in the high-impedance or power-off state, V_O(1) ..... –0.5V to +6.5V
Voltage range applied to any output in the active state, V_O(1), (2) ..... –0.5V to V_{CC}+0.5V
Input clamp current, I_{IK} (V_I <0) ..... –50mA
Output clamp current, I_{OK} (V_O <0) ..... –50mA
Continous Output Current I_O ..... ±50mA
Continous Current through each VCC or GND pin ..... ±100mA
Package thermal impedance, θ_{JA}(3): package A ..... 104°C/W
package V ..... 94°C/W
Storage Temperature range, T_{stg} ..... –65°C to 150°C

Notes:
Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

1. Input negative-voltage and output voltage ratings may be exceeded if the input and output clamp current ratings are observed.
2. This value is limited to 6.5V maximum.
3. The package thermal impedance is calculated in accordance with JESD51.

Truth Table(4)


Inputs		Outputs
$x\overline{OE}$	xDIR	
L	L	Bus B Data to Bus A
L	H	Bus A Data to Bus B
H	X	Z

Notes:
4. H = High Signal Level
L = Low Signal Level
X = Don't Care or Irrelevant
Z = High Impedance

Product Pin Description

Pin Name	Description
$x\overline{OE}$	3-State Output Enable Inputs (Active LOW)
xDIR	Direction Control Input (Active HIGH)
xAx	Side A Inputs or 3-State Outputs
xBx	Side B Inputs or 3-State Outputs
GND	Ground
V_{CC}	Power

Product Pin Configuration



Recommended Operating Conditions(5)

		Min.	Max.	Units
V_{CC} Supply Voltage	Operating	2.7	3.6	V
V_{IH} High-level Input Voltage	V_{CC} = 2.7V to 3.6V	2.0		
V_{IL} Low-level Input Voltage	V_{CC} = 2.7V to 3.6V		0.8	
V_I Input Voltage		0	5.5	
V_O Output Voltage	High or Low State	0	V_{CC}	
	3-State	0	5.5	
I_{OH} High-level output current	V_{CC} = 2.7V		– 12	mA
	V_{CC} = 3.0V to 3.6V		– 24	
I_{OL} Low-level output current	V_{CC} = 2.7V		12	
	V_{CC} = 3.0V to 3.6V		24	
$\Delta t/\Delta v$ Input transition rise or fall rate			10	ns/V
$\Delta t/\Delta V_{CC}$ Power-up ramp rate		150		µs/V
T_A Operating free-air temperature		– 40	+85	°C

Notes:
5. All unused inputs must be held at V_{CC} or GND to ensure proper device operation.

DC Electrical Characteristics (Over the Operating Range, $T_A = –40°C$ to $+85°C$)

Parameters	Description		Test Conditions			Min.	Max.	Units
V_{IK}	Clamp Diode Voltage		V_{CC} = 2.7V	I_I = –18mA			–1.2V	V
V_{OH}	Output High Voltage		V_{CC} = 2.7V to 3.6V	I_{OH} = –100µA		V_{CC} –0.2V		
			V_{CC} = 2.7V	I_{OH} = –12mA		2.2		
			V_{CC} = 3V	I_{OH} = –12mA		2.4		
				I_{OH} = –24mA		2.2		
V_{OL}	Output Low Voltage		V_{CC} = 2.7V to 3.6V	I_{OL} = 100µA			0.2	
			V_{CC} = 2.7V	I_{OL} = 12mA			0.4	
			V_{CC} = 3V	I_{OL} = 12mA			0.4	
				I_{OL} = 24mA			0.55	
I_I	Input Leakage Current	Control Inputs	V_{CC} = 0V to 3.6V	V_I = 0V to 5.5V			±5	µA
		A or B Ports (6)	V_{CC} = 3.6V	V_I = 5.5V			±5	
				V_I = V_{CC}				
				V_I = GND				
I_{OFF}	Power Off Output Leakage Current		V_{CC} = 0V	V_I or V_O = 0V to 5.5V			±5	
I_{OZPU}	Power-Up 3-State Current		V_{CC} = 0V to 1.5V	$\overline{V_O}$ = 0.5V to 5.5V, $\overline{OE}$ = don't care			±5	
I_{OZPD}	Power-Down 3-State Current		V_{CC} = 1.5V to 0V	$\overline{V_O}$ = 0.5V to 5.5V, $\overline{OE}$ = don't care			±5	
I_{CC}	Quiescent Power Supply Current		V_{CC} = 2.7V to 3.6V	V_I = V_{CC} or GND	I_O = 0		60	
				3.6V ≤ V_I ≤ 5.5V(7)				
ΔI_{CC}	Increase in I_{CC}		V_{CC} = 2.7V to 3.6V	One input at V_{CC} - 0.6V(8), Other inputs at V_{CC} or GND			500	

Notes:
6. For I/O ports, Input Leakage Current (I_I) includes the 3-state Output Leakage Current. Unused pins are at V_{CC} or GND.
7. This applies in the disabled state only.
8. This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

Capacitance

Parameters	Description	Test Conditions	Typ.(9)	Units
C_I	Control Input Capacitance	V_{CC} = 3.3V, V_I = V_{CC} or GND	3.4	pF
C_{IO}	Input/Output Capacitance	V_{CC} = 3.3V, V_O = V_{CC} or GND	8	
C_{PD}	Power Dissipation Capacitance (10)	V_{CC} = 3.3V, V_I = 0V or V_{CC}, f =10 MHz	22	


Notes:
9. All typical values are measured at V_{CC} = 3.3V, T_A = 25°C.
10. C_{PD} is defined as the value of the internal equivalent capacitance which is derived from dynamic operating current consumption (I_{CCD}) at no output loading and operating at 50% duty cycle, C_{PD} is related to I_{CCD} dynamic operating current by the expression: I_{CCD}=(C_{PD})(V_{CC})(f_{IN})+(I_{CC}static).

Switching Characteristics Over Operating Range

Parameters	Description	From (Input)	To (Output)	V_{CC} = 3.3V ±0.3V			V_{CC} = 2.7V		Units
				C_L = 50pF, R_L = 500Ohm			C_L = 50pF, R_L = 500Ohm		
				Min.	Typ.(11)	Max.	Min.	Max.	
t_{PLH}	Propagation Delay	A or B	B or A	1.0	2.4	3.5		3.9	ns
t_{PHL}				1.0	2.4	3.5		3.9	
t_{PZH}	Output Enable Time	$\overline{OE}$	A or B	1.0	2.8	4.9		5.3	
t_{PZL}				1.0	2.7	4.9		5.3	
t_{PHZ}	Output Disable Time	$\overline{OE}$	A or B	1.0	2.7	4.3		4.8	
t_{PLZ}				1.0	2.5	4.3		4.8	
$t_{SK(O)}$	Output to Output Skew(12)					0.5			


Notes:
11. All typical values are measured at V_{CC} = 3.3V, T_A = 25°C.
12. Skew between any two outputs, switching in the same direction.

PARAMETER MEASUREMENT INFORMATION
V_{CC} = 2.7V and 3.3V ±0.3V




Load Circuit


Test	S1
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	6V
t_{PHZ}/t_{PZH}	GND



Voltage Waveforms
Pulse Duration



Voltage Waveforms
Propagation Delay Times




Voltage Waveforms
Enable and Disable Times

Figure 1. Load Circuit and Voltage Waveforms


Notes:

A. C_L includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input impulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50Ω, t_R ≤ 2.5ns, t_F ≤ 2.5ns.
D. The outputs are measured one at a time with one transition per measurement.

48-pin TSSOP (A) Package



48-pin SSOP (V) Package



Ordering Information

Ordering Code	Package Code	Package Type
PI74LVTC16245A	A	48-pin, 240-mil wide plastic TSSOP (A)
PI74LVTC16245AE	A	Pb-free, 48-pin, 240-mil wide plastic TSSOP (A)
PI74LVTC16245V	V	48-pin, 300-mil wide plastic SSOP (V)
PI74LVTC16245VE	V	Pb-free, 48-pin, 300-mil wide plastic SSOP (V)

Notes:
1. Thermal characteristics can be found on the company web site at http://www.pericom.com/packaging/mechanicals.php
2. X = Tape/Reel