

# CY8C20X36A/46A/66A/96A/46AS/66AS

# 1.8 V CapSense<sup>®</sup> Controller with SmartSense™ Auto-tuning

#### **Features**

- Wide operating range: 1.71 V to 5.5 V
- Ultra low deep sleep current: 100 nA
  - Configurable capacitive sensing elements
  - □ 7 µA per sensor at 500 ms scan rate
  - □ Supports SmartSense Auto-tuning
  - □ Supports a combination of CapSense buttons, sliders, touchpads, touchscreens, and proximity sensors
  - □ SmartSense\_EMC offers superior noise immunity for applications with challenging conducted and radiated noise conditions
- Powerful Harvard-architecture processor
  - □ M8C CPU Up to 4 MIPS with 24 MHz Internal clock, external crystal resonator or clock signal
  - □ Low power at high speed
- Temperature range: –40 °C to +85 °C
- Flexible on-chip memory
  - □ Three program/data storage size options:
    - 8 KB flash/1 KB SRAM
    - 16 KB flash/2 KB SRAM
    - 32 KB flash/2 KB SRAM
  - □ 50,000 flash erase/write cycles
  - □ Partial flash updates
  - □ Flexible protection modes
  - ☐ In-system serial programming (ISSP)
- Full-speed USB
  - ☐ 12 Mbps USB 2.0 compliant
- Precision, programmable clocking
  - □ Internal main oscillator (IMO): 6/12/24 MHz ± 5%
  - □ Internal low speed oscillator (ILO) at 32 kHz for watchdog and sleep timers
  - □ Precision 32 kHz oscillator for optional external crystal
- Programmable pin configurations
  - □ Up to 36 general-purpose I/Os (GPIOs) (depending on package)


- Dual mode GPIO: All GPIOs support digital I/O and analog inputs
- ☐ 25-mA sink current on each GPIO
  - · 120 mA total sink current on all GPIOs
- □ Pull-up, high Z, open-drain modes on all GPIOs
- CMOS drive mode –5 mA source current on ports 0 and 1 and 1 mA on ports 2, 3, and 4
  - 20 mA total source current on all GPIOs
- Versatile analog system
  - □ Low-dropout voltage regulator for all analog resources
  - □ Common internal analog bus enabling capacitive sensing on all pins
  - High power supply rejection ratio (PSRR) comparator
  - □ 8 to 10-bit incremental analog-to-digital converter (ADC)
- Additional system resources
  - □ I<sup>2</sup>C slave:
    - Selectable to 50 kHz, 100 kHz, or 400 kHz
  - □ SPI master and slave: Configurable 46.9 kHz to 12 MHz
  - □ Three 16-bit timers
  - □ Watchdog and sleep timers
  - □ Integrated supervisory circuit
  - □ Emulated E2PROM using flash memory
- Complete development tools
  - □ Free development tool (PSoC Designer™)
  - □ Full-featured, in-circuit emulator (ICE) and programmer
  - □ Full-speed emulation
  - □ Complex breakpoint structure
  - □ 128 KB trace memory
- Versatile package options
  - ☐ 16-pin 3 × 3 × 0.6 mm QFN
  - □ 24-pin 4 × 4 × 0.6 mm QFN
- ☐ 32-pin 5 × 5 × 0.6 mm QFN
- □ 48-pin SSOP
- ☐ 48-pin 7 × 7 × 1.0 mm QFN
- □ 30-ball WLCSP<sup>[1]</sup>

Note

1. Contact your local sales office for details.



# **Logic Block Diagram**



#### Note

2. Internal voltage regulator for internal circuitry





# Contents

PSoC® Functional Overview	4
PSoC Core	4
CapSense System	4
Additional System Resources	5
Getting Started	
CapSense Design Guides	6
Silicon Errata	
Development Kits	
Training	
CYPros Consultants	6
Solutions Library	6
Technical Support	6
Development Tools	
PSoC Designer Software Subsystems	7
Designing with PSoC Designer	8
Select User Modules	8
Configure User Modules	8
Organize and Connect	8
Generate, Verify, and Debug	8
Pinouts	
16-pin QFN (12 Sensing Inputs)[4]	
24-pin QFN (12 Sensing Inputs)	
24-pin QFN - 18 Sensing Inputs (With USB)	
30-ball WLCSP (26 Sensing Inputs)	
32-pin QFN (27 Sensing Inputs)	
32-pin QFN - 24 Sensing Inputs (With USB)	
48-pin SSOP (33 Sensing Inputs)	
48-pin QFN (35 Sensing Inputs)	
48-pin QFN - 35 Sensing Inputs (With USB)	
48-pin QFN (OCD)	
Electrical Specifications	. 19
Absolute Maximum Ratings	
Operating Temperature	
DC Chip-Level Specifications	
DC GPIO Specifications	
DC Analog Mux Bus Specifications	
DC Low Power Comparator Specifications	
Comparator User Module Electrical Specifications	. 24

ADC Electrical Specifications	24
DC POR and LVD Specifications	25
DC Programming Specifications	25
DC I2C Specifications	
DC Reference Buffer Specifications	
DC IDAC Specifications	26
AC Chip-Level Specifications	
AC GPIO Specifications	28
AC Comparator Specifications	
AC External Clock Specifications	29
AC Programming Specifications	30
AC I2C Specifications	31
Packaging Information	34
Thermal Impedances	
Capacitance on Crystal Pins	37
Solder Reflow Specifications	
Development Tool Selection	
Software	
Development Kits	
Evaluation Tools	
Device Programmers	
Accessories (Emulation and Programming)	
Third Party Tools	
Build a PSoC Emulator into Your Board	
Ordering Information	
Ordering Code Definitions	
Acronyms	
Reference Documents	
Document Conventions	
Units of Measure	
Numeric Naming	
Glossary	
Document History Page	
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	
Products	
PSoC Solutions	47



# **PSoC®** Functional Overview

The PSoC family consists of on-chip controller devices, which are designed to replace multiple traditional microcontroller unit (MCU)-based components with one, low cost single-chip programmable component. A PSoC device includes configurable analog and digital blocks, and programmable interconnect. This architecture allows the user to create customized peripheral configurations, to match the requirements of each individual application. Additionally, a fast CPU, Flash program memory, SRAM data memory, and configurable I/O are included in a range of convenient pinouts.

The architecture for this device family, as shown in the Logic Block Diagram on page 2, consists of three main areas:

- The Core
- CapSense Analog System
- System Resources (including a full-speed USB port).

A common, versatile bus allows connection between I/O and the analog system.

Each CY8C20X36A/46A/66A/96A/46AS/66AS PSoC device includes a dedicated CapSense block that provides sensing and scanning control circuitry for capacitive sensing applications. Depending on the PSoC package, up to 36 GPIO are also included. The GPIO provides access to the MCU and analog mux.

#### **PSoC Core**

The PSoC Core is a powerful engine that supports a rich instruction set. It encompasses SRAM for data storage, an interrupt controller, sleep and watchdog timers, and IMO and ILO. The CPU core, called the M8C, is a powerful processor with speeds up to 24 MHz. The M8C is a 4-MIPS, 8-bit Harvard-architecture microprocessor.

#### CapSense System

The analog system contains the capacitive sensing hardware. Several hardware algorithms are supported. This hardware performs capacitive sensing and scanning without requiring external components. The analog system is composed of the CapSense PSoC block and an internal 1 V or 1.2 V analog reference, which together support capacitive sensing of up to 33 inputs <sup>[3]</sup>. Capacitive sensing is configurable on each GPIO pin. Scanning of enabled CapSense pins are completed quickly and easily across multiple ports.

#### SmartSense


SmartSense is an innovative solution from Cypress that removes manual tuning of CapSense applications. This solution is easy to use and provides a robust noise immunity. It is the only auto-tuning solution that establishes, monitors, and maintains all

required tuning parameters. SmartSense allows engineers to go from prototyping to mass production without re-tuning for manufacturing variations in PCB and/or overlay material properties.

#### SmartSense\_EMC

In addition to the SmartSense auto tuning algorithm to remove manual tuning of CapSense applications, SmartSense\_EMC user module incorporates a unique algorithm to improve robustness of capacitive sensing algorithm/circuit against high frequency conducted and radiated noise. Every electronic device must comply with specific limits for radiated and conducted external noise and these limits are specified by regulatory bodies (for example, FCC, CE, U/L and so on). A very good PCB layout design, power supply design and system design is a mandatory for a product to pass the conducted and radiated noise tests. An ideal PCB layout, power supply design or system design is not often possible because of cost and form factor limitations of the product. SmartSense\_EMC with superior noise immunity is well suited and handy for such applications to pass radiated and conducted noise test.

Figure 1. CapSense System Block Diagram



#### Note

<sup>3. 36</sup> GPIOs = 33 pins for capacitive sensing + 2 pins for  $I^2C$  + 1 pin for modulator capacitor.



# CY8C20X36A/46A/66A/96A/46AS/66AS

#### Analog Multiplexer System

The Analog Mux Bus can connect to every GPIO pin. Pins are connected to the bus individually or in any combination. The bus also connects to the analog system for analysis with the CapSense block comparator.

Switch control logic enables selected pins to precharge continuously under hardware control. This enables capacitive measurement for applications such as touch sensing. Other multiplexer applications include:

- Complex capacitive sensing interfaces, such as sliders and touchpads.
- Chip-wide mux that allows analog input from any I/O pin.
- Crosspoint connection between any I/O pin combinations.

### **Additional System Resources**

System resources provide additional capability, such as configurable USB and I<sup>2</sup>C slave, SPI master/slave

communication interface, three 16-bit programmable timers, and various system resets supported by the M8C.

These system resources provide additional capability useful to complete systems. Additional resources include low voltage detection and power on reset. The merits of each system resource are listed here:

- The I<sup>2</sup>C slave/SPI master-slave module provides 50/100/400 kHz communication over two wires. SPI communication over three or four wires runs at speeds of 46.9 kHz to 3 MHz (lower for a slower system clock).
- Low-voltage detection (LVD) interrupts can signal the application of falling voltage levels, while the advanced power-on-reset (POR) circuit eliminates the need for a system supervisor.
- An internal reference provides an absolute reference for capacitive sensing.
- A register-controlled bypass mode allows the user to disable the LDO regulator.

Document Number: 001-54459 Rev. \*O Page 5 of 47



# Getting Started

The quickest way to understand PSoC silicon is to read this datasheet and then use the PSoC Designer Integrated Development Environment (IDE). This datasheet is an overview of the PSoC integrated circuit and presents specific pin, register, and electrical specifications.

For in depth information, along with detailed programming details, see the Technical Reference Manual for the CY8C20X36A/46A/66A/96A/46AS/66AS PSoC devices.

For up-to-date ordering, packaging, and electrical specification information, see the latest PSoC device datasheets on the web at www.cypress.com/psoc.

# CapSense Design Guides

Design Guides are an excellent introduction to the wide variety of possible CapSense designs. They are located at www.cypress.com/go/CapSenseDesignGuides.

Refer Getting Started with CapSense design guide for information on CapSense design and CY8C20XX6A/H/AS CapSense<sup>®</sup> Design Guide for specific information on CY8C20XX6A/AS CapSense controllers.

#### Silicon Errata

Errata documents known issues with silicon including errata trigger conditions, scope of impact, available workarounds and silicon revision applicability. Refer to Silicon Errata for the PSoC® CY8C20x36A/46A/66A/96A/46AS/66AS/36H/46H families available at <a href="http://www.cypress.com/?rID=56239">http://www.cypress.com/?rID=56239</a> for errata information on CY8C20xx6A/AS/H family of device. Compare

errata document with datasheet for a complete functional description of device.

#### **Development Kits**

PSoC Development Kits are available online from and through a growing number of regional and global distributors, which include Arrow, Avnet, Digi-Key, Farnell, Future Electronics, and Newark.

#### **Training**

Free PSoC technical training (on demand, webinars, and workshops), which is available online via www.cypress.com, covers a wide variety of topics and skill levels to assist you in your designs.

#### **CYPros Consultants**

Certified PSoC consultants offer everything from technical assistance to completed PSoC designs. To contact or become a PSoC consultant go to the CYPros Consultants web site.

# **Solutions Library**

Visit our growing library of solution focused designs. Here you can find various application designs that include firmware and hardware design files that enable you to complete your designs quickly.

#### **Technical Support**

Technical support – including a searchable Knowledge Base articles and technical forums – is also available online. If you cannot find an answer to your question, call our Technical Support hotline at 1-800-541-4736.

Document Number: 001-54459 Rev. \*O Page 6 of 47

# CY8C20X36A/46A/66A/96A/46AS/66AS

# **Development Tools**

PSoC Designer™ is the revolutionary integrated design environment (IDE) that you can use to customize PSoC to meet your specific application requirements. PSoC Designer software accelerates system design and time to market. Develop your applications using a library of precharacterized analog and digital peripherals (called user modules) in a drag-and-drop design environment. Then, customize your design by leveraging the dynamically generated application programming interface (API) libraries of code. Finally, debug and test your designs with the integrated debug environment, including in-circuit emulation and standard software debug features. PSoC Designer includes:

- Application editor graphical user interface (GUI) for device and user module configuration and dynamic reconfiguration
- Extensive user module catalog
- Integrated source-code editor (C and assembly)
- Free C compiler with no size restrictions or time limits
- Built-in debugger
- In-circuit emulation
- Built-in support for communication interfaces:
  - ☐ Hardware and software I<sup>2</sup>C slaves and masters
  - □ Full-speed USB 2.0
  - □ Up to four full-duplex universal asynchronous receiver/transmitters (UARTs), SPI master and slave, and wireless

PSoC Designer supports the entire library of PSoC 1 devices and runs on Windows XP, Windows Vista, and Windows 7.

### **PSoC Designer Software Subsystems**

#### Design Entry

In the chip-level view, choose a base device to work with. Then select different onboard analog and digital components that use the PSoC blocks, which are called user modules. Examples of user modules are analog-to-digital converters (ADCs), digital-to-analog converters (DACs), amplifiers, and filters. Configure the user modules for your chosen application and connect them to each other and to the proper pins. Then generate your project. This prepopulates your project with APIs and libraries that you can use to program your application.

The tool also supports easy development of multiple configurations and dynamic reconfiguration. Dynamic reconfiguration makes it possible to change configurations at run time. In essence, this lets you to use more than 100 percent of PSoC's resources for an application.

#### Code Generation Tools

The code generation tools work seamlessly within the PSoC Designer interface and have been tested with a full range of debugging tools. You can develop your design in C, assembly, or a combination of the two.

**Assemblers**. The assemblers allow you to merge assembly code seamlessly with C code. Link libraries automatically use absolute addressing or are compiled in relative mode, and linked with other software modules to get absolute addressing.

**C Language Compilers**. C language compilers are available that support the PSoC family of devices. The products allow you to create complete C programs for the PSoC family devices. The optimizing C compilers provide all of the features of C, tailored to the PSoC architecture. They come complete with embedded libraries providing port and bus operations, standard keypad and display support, and extended math functionality.

#### Debugger

PSoC Designer has a debug environment that provides hardware in-circuit emulation, allowing you to test the program in a physical system while providing an internal view of the PSoC device. Debugger commands allow you to read and program and read and write data memory, and read and write I/O registers. You can read and write CPU registers, set and clear breakpoints, and provide program run, halt, and step control. The debugger also lets you to create a trace buffer of registers and memory locations of interest.

#### Online Help System

The online help system displays online, context-sensitive help. Designed for procedural and quick reference, each functional subsystem has its own context-sensitive help. This system also provides tutorials and links to FAQs and an Online Support Forum to aid the designer.

#### In-Circuit Emulator

A low-cost, high-functionality in-circuit emulator (ICE) is available for development support. This hardware can program single devices.

The emulator consists of a base unit that connects to the PC using a USB port. The base unit is universal and operates with all PSoC devices. Emulation pods for each device family are available separately. The emulation pod takes the place of the PSoC device in the target board and performs full-speed (24 MHz) operation.



# **Designing with PSoC Designer**

The development process for the PSoC device differs from that of a traditional fixed-function microprocessor. The configurable analog and digital hardware blocks give the PSoC architecture a unique flexibility that pays dividends in managing specification change during development and lowering inventory costs. These configurable resources, called PSoC blocks, have the ability to implement a wide variety of user-selectable functions. The PSoC development process is:

- 1. Select user modules.
- 2. Configure user modules.
- 3. Organize and connect.
- 4. Generate, verify, and debug.

#### Select User Modules

PSoC Designer provides a library of prebuilt, pretested hardware peripheral components called "user modules". User modules make selecting and implementing peripheral devices, both analog and digital, simple.

#### **Configure User Modules**

Each user module that you select establishes the basic register settings that implement the selected function. They also provide parameters and properties that allow you to tailor their precise configuration to your particular application. For example, a PWM User Module configures one or more digital PSoC blocks, one for each eight bits of resolution. Using these parameters, you can establish the pulse width and duty cycle. Configure the parameters and properties to correspond to your chosen application. Enter values directly or by selecting values from drop-down menus. All of the user modules are documented in datasheets that may be viewed directly in PSoC Designer or on the Cypress website. These user module datasheets explain the

internal operation of the user module and provide performance specifications. Each datasheet describes the use of each user module parameter, and other information that you may need to successfully implement your design.

#### **Organize and Connect**

Build signal chains at the chip level by interconnecting user modules to each other and the I/O pins. Perform the selection, configuration, and routing so that you have complete control over all on-chip resources.

# Generate, Verify, and Debug

When you are ready to test the hardware configuration or move on to developing code for the project, perform the "Generate Configuration Files" step. This causes PSoC Designer to generate source code that automatically configures the device to your specification and provides the software for the system. The generated code provides APIs with high-level functions to control and respond to hardware events at run time, and interrupt service routines that you can adapt as needed.

A complete code development environment lets you to develop and customize your applications in C, assembly language, or both.

The last step in the development process takes place inside PSoC Designer's Debugger (accessed by clicking the Connect icon). PSoC Designer downloads the HEX image to the ICE where it runs at full-speed. PSoC Designer debugging capabilities rival those of systems costing many times more. In addition to traditional single-step, run-to-breakpoint, and watch-variable features, the debug interface provides a large trace buffer. It lets you to define complex breakpoint events that include monitoring address and data bus values, memory locations, and external signals.

Document Number: 001-54459 Rev. \*O Page 8 of 47




### **Pinouts**

The CY8C20X36A/46A/66A/96A/46AS/66AS PSoC device is available in a variety of packages, which are listed and illustrated in the following tables. Every port pin (labeled with a "P") is capable of Digital I/O and connection to the common analog bus. However, VSS, V<sub>DD</sub>, and XRES are not capable of Digital I/O.

# 16-pin QFN (12 Sensing Inputs)[4]

Table 1. Pin Definitions - CY8C20236A, CY8C20246A, CY8C20246AS PSoC Device

			. ,				
Pin	Туре		Name	Description			
No.	Digital	Analog	Name	Description			
1	I/O	I	P2[5]	Crystal output (XOut)			
2	I/O	I	P2[3]	Crystal input (XIn)			
3	IOHR	I	P1[7]	I <sup>2</sup> C SCL, SPI SS			
4	IOHR	I	P1[5]	I <sup>2</sup> C SDA, SPI MISO			
5	IOHR	I	P1[3]	SPI CLK			
6	IOHR	I	P1[1]	ISSP CLK <sup>[5]</sup> , I <sup>2</sup> C SCL, SPI MOSI			
7	Pov	ver	V <sub>SS</sub>	Ground connection			
8	IOHR	I	P1[0]	ISSP DATA <sup>[5]</sup> , I <sup>2</sup> C SDA, SPI CLK <sup>[6]</sup>			
9	IOHR	I	P1[2]				
10	IOHR	I	P1[4]	Optional external clock (EXTCLK)			
11	Inp	out	XRES	Active high external reset with internal pull-down			
12	IOH	I	P0[4]				
13	Power		$V_{DD}$	Supply voltage			
14	IOH	I	P0[7]				
15	IOH	I	P0[3]	Integrating input			
16	IOH	I	P0[1]	Integrating input			



**LEGEND** A = Analog, I = Input, O = Output, OH = 5 mA High Output Drive, R = Regulated Output.

#### Notes

- 4. No Center Pad.
- On power-up, the SDA(P1[0]) drives a strong high for 256 sleep clock cycles and drives resistive low for the next 256 sleep clock cycles. The SCL(P1[1]) line drives resistive low for 512 sleep clock cycles and both the pins transition to high impedance state. On reset, after XRES de-asserts, the SDA and the SCL lines drive resistive low for 8 sleep clock cycles and transition to high impedance state. Hence, during power-up or reset event, P1[1] and P1[0] may disturb the I2C bus. Use alternate pins if you encounter issues.

  6. Alternate SPI clock.




### 24-pin QFN (12 Sensing Inputs)

Table 2. Pin Definitions – CY8C20336A, CY8C20346A, CY8C20346AS [7]

Pin	Ту	pe	Name	Description
No.	Digital	Analog	Name	Description
1	I/O	I	P2[5]	Crystal output (XOut)
2	I/O	I	P2[3]	Crystal input (XIn)
3	I/O	I	P2[1]	
4	IOHR	I	P1[7]	I <sup>2</sup> C SCL, SPI SS
5	IOHR	I	P1[5]	I <sup>2</sup> C SDA, SPI MISO
6	IOHR	I	P1[3]	SPI CLK
7	IOHR	I	P1[1]	ISSP CLK <sup>[8]</sup> , I <sup>2</sup> C SCL, SPI MOSI
8			NC	No connection
9	Pov	wer	V <sub>SS</sub>	Ground connection
10	IOHR	I	P1[0]	ISSP DATA <sup>[8]</sup> , I <sup>2</sup> C SDA, SPI CLK <sup>[9]</sup>
11	IOHR	I	P1[2]	
12	IOHR	I	P1[4]	Optional external clock input (EXTCLK)
13	IOHR	I	P1[6]	
14	Inp	out	XRES	Active high external reset with internal pull-down
15	I/O	I	P2[0]	
16	IOH	I	P0[0]	
17	IOH	I	P0[2]	
18	IOH	I	P0[4]	
19	IOH	I	P0[6]	
20	Pov	wer	$V_{DD}$	Supply voltage
21	IOH	I	P0[7]	
22	IOH	I	P0[5]	
23	IOH	I	P0[3]	Integrating input
24	IOH	I	P0[1]	Integrating input
СР	Power		V <sub>SS</sub>	Center pad must be connected to ground

Figure 3. CY8C20336A, CY8C20346A, CY8C20346AS



LEGEND A = Analog, I = Input, O = Output, OH = 5 mA High Output Drive, R = Regulated Output.

- The center pad (CP) on the QFN package must be connected to ground (V<sub>SS</sub>) for best mechanical, thermal, and electrical performance. If not connected to ground, it must be electrically floated and not connected to any other signal.

  On power-up, the SDA(P1[0]) drives a strong high for 256 sleep clock cycles and drives resistive low for the next 256 sleep clock cycles. The SCL(P1[1]) line drives resistive low for 512 sleep clock cycles and both the pins transition to high impedance state. On reset, after XRES de-asserts, the SDA and the SCL lines drive resistive low for 8 sleep clock cycles and transition to high impedance state. Hence, during power-up or reset event, P1[1] and P1[0] may disturb the I2C bus. Use alternate pins if you encounter issues.
- 9. Alternate SPI clock.



# 24-pin QFN - 18 Sensing Inputs (With USB)

Table 3. Pin Definitions – CY8C20396A [10]

Pin	Ту	ре	Name	Description
No.	Digital	Analog	Name	Description
1	I/O	I	P2[5]	
2	I/O	Į	P2[3]	
3	I/O	I	P2[1]	
4	IOHR	I	P1[7]	I <sup>2</sup> C SCL, SPI SS
5	IOHR	I	P1[5]	I <sup>2</sup> C SDA, SPI MISO
6	IOHR	I	P1[3]	SPI CLK
7	IOHR	I	P1[1]	ISSP CLK <sup>[11]</sup> , I <sup>2</sup> C SCL, SPI MOSI
8	Pov	wer	V <sub>SS</sub>	Ground
9	I/O	I	D+	USB D+
10	I/O	I	D-	USB D-
11	Pov	wer	$V_{DD}$	Supply
12	IOHR	I	P1[0]	ISSP DATA <sup>[11]</sup> , I <sup>2</sup> C SDA, SPI CLK <sup>[12]</sup>
13	IOHR	I	P1[2]	
14	IOHR	I	P1[4]	Optional external clock input (EXTCLK)
15	IOHR	Į	P1[6]	
16	RESET	INPUT	XRES	Active high external reset with internal pull-down
17	IOH	I	P0[0]	
18	IOH	I	P0[2]	
19	IOH	I	P0[4]	
20	IOH	I	P0[6]	
21	IOH	I	P0[7]	
22	IOH	I	P0[5]	
23	IOH	I	P0[3]	Integrating input
24	IOH	I	P0[1]	Integrating input
СР	CP Power		V <sub>SS</sub>	Center pad must be connected to Ground

Figure 4. CY8C20396A **ब ब ब ब ब ब** ब P0[2], AI P2[3], Al= 2 17= P0[0], AI P2[1], A 3 **QFN** XRES 16■ AI, I 2 C SCL, SPI SS,P1[7] 4 (Top View) 15= P1[6], AI AI, I2C SDA, SPI MISOP1[5] 5
AI, SPI CLK,P1[3] 6 P1[4] , AI, EXTCLK Vss 8 D+ 9 D- 10 VDD 11 P1[2], AI ISSP DATA: 12C SDA, SPI CLK, P1[0] ISSP CLK, I2C SCL, SPI MOSI, Ą Ę

LEGEND I = Input, O = Output, OH = 5 mA High Output Drive, R = Regulated Output

<sup>Notes
10. The center pad (CP) on the QFN package must be connected to ground (V<sub>SS</sub>) for best mechanical, thermal, and electrical performance. If not connected to ground, it must be electrically floated and not connected to any other signal.
11. On power-up, the SDA(P1[0]) drives a strong high for 256 sleep clock cycles and drives resistive low for the next 256 sleep clock cycles. The SCL(P1[1]) line drives resistive low for 512 sleep clock cycles and both the pins transition to high impedance state. On reset, after XRES de-asserts, the SDA and the SCL lines drive resistive low for 8 sleep clock cycles and transition to high impedance state. Hence, during power-up or reset event, P1[1] and P1[0] may disturb the I2C bus. Use alternate pins if you encounter issues.</sup> 

<sup>12.</sup> Alternate SPI clock.




# 30-ball WLCSP (26 Sensing Inputs)


Table 4. Pin Definitions - CY8C20766A, CY8C20746A 30-ball WLCSP

Pin			Name	Description			
No.	Digital	Analog	Name	Description			
A1	IOH	I	P0[2]				
A2	IOH	I	P0[6]				
A3	Po	wer	$V_{DD}$	Supply voltage			
A4	IOH	I	P0[1]	Integrating Input			
A5	I/O	I	P2[7]				
B1	I/O	I	P2[6]				
B2	IOH	I	P0[0]				
В3	IOH	I	P0[4]				
B4	IOH	I	P0[3]	Integrating Input			
B5	I/O	I	P2[5]	Crystal Output (Xout)			
C1	I/O	I	P2[2]				
C2	I/O	I	P2[4]				
C3	IOH	I	P0[7]				
C4	IOH	I	P0[5]				
C5	I/O	I	P2[3]	Crystal Input (Xin)			
D1	I/O	I	P2[0]				
D2	I/O	I	P3[0]				
D3	I/O	I	P3[1]				
D4	I/O	I	P3[3]				
D5	I/O	I	P2[1]				
E1	Inp	out	XRES	Active high external reset with internal pull-down			
E2	IOHR	I	P1[6]				
E3	IOHR	I	P1[4]	Optional external clock input (EXT CLK)			
E4	IOHR	I	P1[7]	I <sup>2</sup> C SCL, SPI SS			
E5	IOHR	I	P1[5]	I <sup>2</sup> C SDA, SPI MISO			
F1	IOHR	I	P1[2]				
F2	IOHR	I	P1[0]	ISSP DATA <sup>[13]</sup> , I <sup>2</sup> C SDA, SPI CLK <sup>[14]</sup>			
F3	Po	wer	V <sub>SS</sub>	Supply ground			
F4	IOHR	I	P1[1]	ISSP CLK <sup>[13]</sup> , I <sup>2</sup> C SCL, SPI MOSI			
F5	IOHR	I	P1[3]	SPI CLK			

Figure 5. CY8C20766A 30-ball WLCSP **Bottom View** 



#### **Top View**



<sup>13.</sup> On power-up, the SDA(P1[0]) drives a strong high for 256 sleep clock cycles and drives resistive low for the next 256 sleep clock cycles. The SCL(P1[1]) line drives resistive low for 512 sleep clock cycles and both the pins transition to high impedance state. On reset, after XRES de-asserts, the SDA and the SCL lines drive resistive low for 8 sleep clock cycles and transition to high impedance state. Hence, during power-up or reset event, P1[1] and P1[0] may disturb the I2C bus. Use alternate pins if you encounter issues.

14. Alternate SPI clock.

Figure 6. CY8C20436A, CY8C20446A, CY8C20446AS,



### 32-pin QFN (27 Sensing Inputs)

Table 5. Pin Definitions – CY8C20436A, CY8C20446A, CY8C20446AS, CY8C20466A, CY8C20466AS<sup>[15]</sup>

Pin	Ту	pe		
No.	Digital	Analog	Name	Description
1	IOH	I	P0[1]	Integrating input
2	I/O	I	P2[7]	
3	I/O	I	P2[5]	Crystal output (XOut)
4	I/O	I	P2[3]	Crystal input (XIn)
5	I/O	I	P2[1]	
6	I/O	I	P3[3]	
7	I/O	I	P3[1]	
8	IOHR	1	P1[7]	I <sup>2</sup> C SCL, SPI SS
9	IOHR	I	P1[5]	I <sup>2</sup> C SDA, SPI MISO
10	IOHR	I	P1[3]	SPI CLK.
11	IOHR	1	P1[1]	ISSP CLK <sup>[16]</sup> , I <sup>2</sup> C SCL, SPI MOSI.
12	Pov	wer	$V_{SS}$	Ground connection.
13	IOHR	I	P1[0]	ISSP DATA <sup>[16]</sup> , I <sup>2</sup> C SDA, SPI CLK <sup>[17]</sup>
14	IOHR	I	P1[2]	
15	IOHR	I	P1[4]	Optional external clock input (EXTCLK)
16	IOHR	I	P1[6]	
17	Inp	out	XRES	Active high external reset with internal pull-down
18	I/O	I	P3[0]	
19	I/O	I	P3[2]	
20	I/O	I	P2[0]	
21	I/O	I	P2[2]	
22	I/O	I	P2[4]	
23	I/O	I	P2[6]	
24	IOH	I	P0[0]	
25	IOH	I	P0[2]	
26	IOH	I	P0[4]	
27	IOH	I	P0[6]	
28	Pov	wer	$V_{DD}$	Supply voltage
29	IOH	I	P0[7]	
30	IOH	I	P0[5]	
31	IOH	I	P0[3]	Integrating input
32	Pov	wer	$V_{SS}$	Ground connection
СР	Power		V <sub>SS</sub>	Center pad must be connected to ground

CY8C20466A, CY8C20466AS Vss P0[3], , P0[5], , Vdd Vdd P0[6], P0[4], AI, P0[1] P0[0], AI AI, P2[7] **=** 2 23= P2[6], AI AI, XOut, P2[5] **3** 22= P2[4], AI AI, XIn, P2[3] **QFN** 21 P2[2], AI AI, P2[1] P2[0], AI **=** 5 20= (Top View) AI, P3[3] 19= P3[2], AI AI, P3[1] P3[0], AI 18= AI, I2 C SCL, SPI SS, P1[7] = 8 0 0 17 = 8 0 17 = 8 XRES I CLK, P1[0] 1 AI, P1[2] 1 n , P1[4] , P1[6] AI, I2C SDA, SPI MISO, P1[5] AI, SPI CLK, P1[3] CLK, I2C SCL, SPI MOSI, P1[1] EXTCLK, F ISSP DATA, I2C SDA, SPI ¥, AI,ISSP CLK

[16]

**LEGEND** A = Analog, I = Input, O = Output, OH = 5 mA High Output Drive, R = Regulated Output.

<sup>Notes
15. The center pad (CP) on the QFN package must be connected to ground (V<sub>SS</sub>) for best mechanical, thermal, and electrical performance. If not connected to ground, it must be electrically floated and not connected to any other signal.
16. On power-up, the SDA(P1[0]) drives a strong high for 256 sleep clock cycles and drives resistive low for the next 256 sleep clock cycles. The SCL(P1[1]) line drives resistive low for 512 sleep clock cycles and both the pins transition to high impedance state. On reset, after XRES de-asserts, the SDA and the SCL lines drive resistive low for 8 sleep clock cycles and transition to high impedance state. Hence, during power-up or reset event, P1[1] and P1[0] may disturb the I2C bus. Use alternate pins if you encounter issues.
17. Alternate SPI clock.</sup> 




# 32-pin QFN - 24 Sensing Inputs (With USB)

Table 6. Pin Definitions – CY8C20496A<sup>[18]</sup>

D: .	Tv	pe				
Pin No.	Digital	Analog	Name	Description		
1	IOH	I	P0[1]	Integrating Input		
2	I/O	I	P2[5]	XTAL Out		
3	I/O	I	P2[3]	XTAL In		
4	I/O	I	P2[1]			
5	IOHR	I	P1[7]	I <sup>2</sup> C SCL, SPI SS		
6	IOHR	I	P1[5]	I <sup>2</sup> C SDA, SPI MISO		
7	IOHR	I	P1[3]	SPI CLK		
8	IOHR	I	P1[1]	ISSP CLK <sup>[19]</sup> , I <sup>2</sup> C SCL, SPI MOSI		
9	Po	wer	V <sub>SS</sub>	Ground Pin		
10			D+	USB D+		
11		l	D-	USB D-		
12	Po	wer	$V_{DD}$	Power pin		
13	IOHR	I	P1[0]	ISSP DATA <sup>[19]</sup> , I <sup>2</sup> C SDA, SPI CLKI <sup>[20]</sup>		
14	IOHR	ı	P1[2]			
15	IOHR	I	P1[4]	Optional external clock input (EXTCLK)		
16	IOHR	I	P1[6]			
17	Inp	out	XRES	Active high external reset with internal pull-down		
18	I/O	1	P3[0]			
19	I/O	I	P3[2]			
20	I/O	ı	P2[0]			
21	I/O	1	P2[2]			
22	I/O	I	P2[4]			
23	I/O	I	P2[6]			
24	IOH	I	P0[0]			
25	IOH	I	P0[2]			
26	IOH	1	P0[4]			
27	IOH	I	P0[6]			
28	Po	wer	$V_{DD}$	Power Pin		
29	IOH	I	P0[7]			
30	IOH	I	P0[5]			
31	IOH	ı	P0[3]	Integrating Input		
32	Pov	wer	$V_{SS}$	Ground Pin		

Figure 7. CY8C20496A



**LEGEND** A = Analog, I = Input, O = Output, OH = 5 mA High Output Drive, R = Regulated Output.

<sup>18.</sup> The center pad (CP) on the QFN package must be connected to ground (V<sub>SS</sub>) for best mechanical, thermal, and electrical performance. If not connected to ground, it must be electrically floated and not connected to any other signal.

19. On power-up, the SDA(P1[0]) drives a strong high for 256 sleep clock cycles and drives resistive low for the next 256 sleep clock cycles. The SCL(P1[1]) line drives resistive low for 512 sleep clock cycles and both the pins transition to high impedance state. On reset, after XRES de-asserts, the SDA and the SCL lines drive resistive low for 8 sleep clock cycles and transition to high impedance state. Hence, during power-up or reset event, P1[1] and P1[0] may disturb the I2C bus. Use alternate pins if you encounter issues.

<sup>20.</sup> Alternate SPI clock.




### 48-pin SSOP (33 Sensing Inputs)

# Table 7. Pin Definitions – CY8C20536A, CY8C20546A, and CY8C20566A<sup>[21]</sup>

Pin No.	Digital	Analog	Name	Description
1	IOH	I	P0[7]	
2	IOH	I	P0[5]	
3	IOH	I	P0[3]	Integrating Input
4	IOH	I	P0[1]	Integrating Input
5	I/O	I	P2[7]	
6	I/O	I	P2[5]	XTAL Out
7	I/O	I	P2[3]	XTAL In
8	I/O	I	P2[1]	
9		•	NC	No connection
10			NC	No connection
11	I/O	I	P4[3]	
12	I/O	I	P4[1]	
13		•	NC	No connection
14	I/O	I	P3[7]	
15	I/O	I	P3[5]	
16	I/O	I	P3[3]	
17	I/O	I	P3[1]	
18		•	NC	No connection
19			NC	No connection
20	IOHR	I	P1[7]	I <sup>2</sup> C SCL, SPI SS
21	IOHR	I	P1[5]	I <sup>2</sup> C SDA, SPI MISO
22	IOHR	I	P1[3]	SPI CLK
23	IOHR	I	P1[1]	ISSP CLK <sup>[21]</sup> , I <sup>2</sup> C SCL, SPI MOSI
24		•	$V_{SS}$	Ground Pin
25	IOHR	I	P1[0]	ISSP DATA <sup>[21]</sup> , I <sup>2</sup> C SDA, SPI CLK <sup>[22]</sup>
26	IOHR	I	P1[2]	
27	IOHR	I	P1[4]	Optional external clock input (EXT CLK)
28	IOHR	I	P1[6]	
29	_		NC	No connection
30			NC	No connection
31			NC	No connection
32			NC	No connection

Figure 8. CY8C20536A, CY8C20546A, and CY8C20566A



31			NC	No connection					
32	NC NC		NC	No connection	Pin No.	Digital	Analog	Name	Description
33	33 NC		NC	No connection	41	I/O	I	P2[2]	
34			NC	No connection	42	I/O	I	P2[4]	
35			XRES	Active high external reset with internal pull-down	43	I/O	I	P2[6]	
36	I/O	I	P3[0]		44	IOH	I	P0[0]	
37	I/O	I	P3[2]		45	IOH	I	P0[2]	
38	I/O	I	P3[4]		46	IOH	I	P0[4]	VREF
39	I/O	I	P3[6]		47	IOH	I	P0[6]	
40	I/O	I	P2[0]		48	Power		$V_{DD}$	Power Pin

**LEGEND** A = Analog, I = Input, O = Output, NC = No Connection, H = 5 mA High Output Drive, R = Regulated Output Option.

<sup>21.</sup> On power-up, the SDA(P1[0]) drives a strong high for 256 sleep clock cycles and drives resistive low for the next 256 sleep clock cycles. The SCL(P1[1]) line drives resistive low for 512 sleep clock cycles and both the pins transition to high impedance state. On reset, after XRES de-asserts, the SDA and the SCL lines drive resistive low for 8 sleep clock cycles and transition to high impedance state. Hence, during power-up or reset event, P1[1] and P1[0] may disturb the I2C bus. Use alternate pins if you encounter issues. 22. Alternate SPI clock.




# 48-pin QFN (35 Sensing Inputs)

# Table 8. Pin Definitions – CY8C20636A<sup>[23, 24]</sup>

Pin No.	Digital	Analog	Name	Description			
1			NC	No connection			
2	I/O		P2[7]				
3	I/O	ı	P2[5]	Crystal output (XOut)			
4	I/O	ı	P2[3]	Crystal input (XIn)			
5	I/O		P2[1]				
6	I/O	ı	P4[3]				
7	I/O	ı	P4[1]				
8	I/O	ı	P3[7]				
9	I/O	ı	P3[5]				
10	I/O	ı	P3[3]				
11	I/O	ı	P3[1]	_			
12	IOHR		P1[7]	I <sup>2</sup> C SCL, SPI SS			
13	IOHR		P1[5]	I <sup>2</sup> C SDA, SPI MISO			
14			NC	No connection			
15			NC	No connection			
16	IOHR		P1[3]	SPI CLK			
17	IOHR		P1[1]	ISSP CLK <sup>[23]</sup> , I <sup>2</sup> C SCL, SPI			
			V <sub>SS</sub>	MOSI			
18	Po	Power		Ground connection			
19			DNU				
20			DNU				
21	Po	wer	$V_{DD}$	Supply voltage			
22	IOHR	I	P1[0]	ISSP DATA <sup>[23]</sup> , I <sup>2</sup> C SDA, SPI CLK <sup>[25]</sup>			
23	IOHR	ı	P1[2]				
24	IOHR	I	P1[4]	Optional external clock input (EXTCLK)			
25	IOHR	ı	P1[6]				
26	In	put	XRES	Active high external reset with			
				internal pull-down			
27	I/O		P3[0]				
28	I/O	I	P3[2]				
29	I/O	I	P3[4]				

#### Figure 9. CY8C20636A



28	I/O	ı	P3[2]					
29	I/O	I	P3[4]	Pin No.	Digital	Analog	Name	Description
30	I/O	ı	P3[6]	40	IOH	ı	P0[6]	
31	I/O	I	P4[0]	41	Po	wer	$V_{DD}$	Supply voltage
32	I/O	I	P4[2]	42			NC	No connection
33	I/O	ı	P2[0]	43			NC	No connection
34	I/O	ı	P2[2]	44	IOH	I	P0[7]	
35	I/O	I	P2[4]	45	IOH	I	P0[5]	
36	I/O	I	P2[6]	46	IOH	I	P0[3]	Integrating input
37	IOH	I	P0[0]	47	Po	wer	$V_{SS}$	Ground connection
38	IOH	I	P0[2]	48	IOH	I	P0[1]	
39	IOH	I	P0[4]	CP	Po	wer	$V_{SS}$	Center pad must be connected to ground

**LEGEND** A = Analog, I = Input, O = Output, NC = No Connection H = 5 mA High Output Drive, R = Regulated Output.

<sup>23.</sup> On power-up, the SDA(P1[0]) drives a strong high for 256 sleep clock cycles and drives resistive low for the next 256 sleep clock cycles. The SCL(P1[1]) line drives resistive low for 512 sleep clock cycles and both the pins transition to high impedance state. On reset, after XRES de-asserts, the SDA and the SCL lines drive resistive low for 8 sleep clock cycles and transition to high impedance state. Hence, during power-up or reset event, P1[1] and P1[0] may disturb the I2C bus. Use alternate pins if you encounter issues.

<sup>24.</sup> The center pad (CP) on the QFN package must be connected to ground (V<sub>SS</sub>) for best mechanical, thermal, and electrical performance. If not connected to ground, it must be electrically floated and not connected to any other signal

<sup>25.</sup> Alternate SPI clock.




# 48-pin QFN - 35 Sensing Inputs (With USB)

# Table 9. Pin Definitions – CY8C20646A, CY8C20646AS, CY8C20666A, CY8C20666AS [26, 27]

Pin No.	Digital	Analog	Name	Description
1			NC	No connection
2	I/O		P2[7]	
3	I/O		P2[5]	Crystal output (XOut)
4	I/O		P2[3]	Crystal input (XIn)
5	I/O		P2[1]	
6	I/O		P4[3]	
7	I/O		P4[1]	
8	I/O		P3[7]	
9	I/O		P3[5]	
10	I/O		P3[3]	
11	I/O		P3[1]	
12	IOHR		P1[7]	I <sup>2</sup> C SCL, SPI SS
13	IOHR		P1[5]	I <sup>2</sup> C SDA, SPI MISO
14			NC	No connection
15			NC	No connection
16	IOHR		P1[3]	SPI CLK
17	IOHR		P1[1]	ISSP CLK <sup>[26]</sup> , I <sup>2</sup> C SCL, SPI MOSI
18	Po	wer	$V_{SS}$	Ground connection
19	I/O		D+	USB D+
20	I/O		D-	USB D-
21	Po	wer	$V_{DD}$	Supply voltage
22	IOHR	ı	P1[0]	ISSP DATA <sup>[26]</sup> , I <sup>2</sup> C SDA, SPI CLK <sup>[28]</sup>
23	IOHR		P1[2]	
24	IOHR		P1[4]	Optional external clock input (EXTCLK)
25	IOHR		P1[6]	
26	Input		XRES	Active high external reset with internal pull-down
27	I/O	ı	P3[0]	
28	I/O		P3[2]	
29	I/O		P3[4]	

Figure 10. CY8C20646A, CY8C20646AS, CY8C20666A, CY8C20666AS



28	I/O	ı	P3[2]					
29	I/O	I	P3[4]	Pir No		l Analog	Name	Description
30	I/O		P3[6]	40	IOH	I	P0[6]	
31	I/O	ı	P4[0]	41		Power	$V_{DD}$	Supply voltage
32	I/O	ı	P4[2]	42			NC	No connection
33	I/O	ı	P2[0]	43			NC	No connection
34	I/O	ı	P2[2]	44	IOH	I	P0[7]	
35	I/O		P2[4]	45	IOH	I	P0[5]	
36	I/O		P2[6]	46	IOH	I	P0[3]	Integrating input
37	IOH		P0[0]	47		Power	$V_{SS}$	Ground connection
38	IOH		P0[2]	48	IOH	I	P0[1]	
39	IOH		P0[4]	CP		Power	$V_{SS}$	Center pad must be connected to ground

**LEGEND** A = Analog, I = Input, O = Output, NC = No Connection H = 5 mA High Output Drive, R = Regulated Output.

<sup>26.</sup> On Power-up, the SDA(P1[0]) drives a strong high for 256 sleep clock cycles and drives resistive low for the next 256 sleep clock cycles. The SCL(P1[1]) line drives resistive low for 512 sleep clock cycles and both the pins transition to High impedance state. On reset, after XRES de- asserts, the SDA and the SCL lines drive resistive low for 8 sleep clock cycles and transition to high impedance state. In both cases, a pull-up resistance on these lines combines with the pull-down resistance (5.6K ohm) and form a potential divider. Hence, during power-up or reset event, P1[1] and P1[0] may disturb the I2C bus. Use alternate pins if you encounter issues.

<sup>27.</sup> The center pad (CP) on the QFN package must be connected to ground (V<sub>SS</sub>) for best mechanical, thermal, and electrical performance. If not connected to ground, it must be electrically floated and not connected to any other signal.

<sup>28.</sup> Alternate SPI clock.



# 48-pin QFN (OCD)

The 48-pin QFN part is for the CY8C20066A On-Chip Debug (OCD). Note that this part is only used for in-circuit debugging. **Table 10. Pin Definitions – CY8C20066A** [29, 30]

Pin No.	Digital	Analog	Name	Description			Figu		Y8C20066A
1[31]		I.	OCDOE	OCD mode direction pin				P0[1], AI Vss P0[3], AI P0[5], AI	P0[7], AI OCDE OCDO Vdd P0[6], AI P0[2], AI P0[0], AI
2	I/O	ı	P2[7]						
3	I/O	I	P2[5]	Crystal output (XOut)			OCDO	4 4 8 4 4 6 4 4 6 4 6 4 6 4 6 6 4 6 6 6 6	4
4	I/O	I	P2[3]	Crystal input (XIn)			A , E <sub>2[7]</sub> = 2	4444	7 7 7 7 8 8 8 6 36 P2[6],AI 35 P2[4],AI
5	I/O	I	P2[1]			AL X	Out, P2[5] <b>2</b>		33 <b>=</b> P2[4],AI 34 <b>=</b> P2[2],AI
6	I/O	ı	P4[3]				XIn , P2[3]		33 <b>=</b> P2[0],AI
7	I/O	ı	P4[1]			,	AI , P2[1]		32 <b>=</b> P4[2],AI
8	I/O		P3[7]				AI , P4[3] = 6		<b>QFN</b> 31 <b>=</b> P4[0],AI
9	I/O		P3[5]				AI , P4[1]		(Top View) 30= P3[6],AI
10	I/O	ı	P3[3]				AI P3[7] = 8		29 <b>=</b> P3[4], Al 28 <b>=</b> P3[2], Al
11	I/O		P3[1]				AI, P3[5] = 9 AI, P3[3] = 1	0	27 <b>=</b> P3[0], AI
12	IOHR		P1[7]	I <sup>2</sup> C SCL, SPI SS			AI, P3[1] = 1		26 XRES
13	IOHR	I	P1[5]	I <sup>2</sup> C SDA, SPI MISO	AI,I	2C SCL, SF			P1[6], AI
14 <sup>[31]</sup>			CCLK	OCD CPU clock output					
15 <sup>[31]</sup>			HCLK	OCD high speed clock output				I, P1[5] CCLK HCLK , P1[3]	Vss Vss D + D - Vdd Vdd P1[2]
16	IOHR		P1[3]	SPI CLK.				A, A	OSI, P
17	IOHR	ı	P1[1]	ISSP CLK <sup>[32],</sup> I <sup>2</sup> C SCL, SPI				SO, A	SPI MOSI, PT[1] VSZ VSZ SPI CLK, PT[0] AI, PT[2] EXTCLK, PT[4]
				MOSI				SPI MSO, AI, P1[5] CCLK HCLK SPI CLK, AI, P1[3]	, SPI A, SP
18	-	wer	$V_{SS}$	Ground connection				IZC SDA, SPI MSO, AI, P1[5] CCLK HCLK SPI CLK, AI, P1[3]	SDA AI
19	I/O		D+	USB D+				SDA	2C S
20	I/O		D-	USB D-				12C	. TAT 
21		wer	$V_{DD}$	Supply voltage					TO (Market)
22	IOHR	I	P1[0]	ISSP DATA <sup>[32]</sup> , I <sup>2</sup> C SDA, SPI CLK <sup>[33]</sup>				[32]	Al JSSP CLK*, I2C SCL, SPI MOSI, P1[1] Vss Vss D+ D- Al ISSP DATA', I2C SDA, SPI CLK, P1[0] Al, P1[2] Al, EXTCLK, P1[6]
23	IOHR	I	P1[2]		Pin No.	Digital	Analog	Name	Description
24	IOHR	I	P1[4]	Optional external clock input (EXTCLK)	37	IOH	I	P0[0]	
25	IOHR	ı	P1[6]		38	IOH	ı	P0[2]	
26	In	put	XRES	Active high external reset with internal pull-down	39	IOH	I	P0[4]	
27	I/O	I	P3[0]		40	IOH	I	P0[6]	
28	I/O	I	P3[2]		41	P	ower	$V_{DD}$	Supply voltage
29	I/O	ı	P3[4]		42[31]			OCDO	OCD even data I/O
30	I/O	I	P3[6]		43 <sup>[31]</sup>			OCDE	OCD odd data output
31	I/O	I	P4[0]		44	IOH	I	P0[7]	
32	I/O	I	P4[2]		45	IOH	I	P0[5]	
33	I/O	I	P2[0]		46	IOH	ı	P0[3]	Integrating input
34	I/O	I	P2[2]		47	Р	ower	$V_{SS}$	Ground connection
35	I/O	I	P2[4]		48	IOH	- !	P0[1]	
36	I/O	I	P2[6]		СР	Р	ower	V <sub>SS</sub>	Center pad must be connected to ground

# LEGEND A = Analog, I = Input, O = Output, NC = No Connection H = 5 mA High Output Drive, R = Regulated Output.

#### Notes

- 29. This part is available in limited quantities for In-Circuit Debugging during prototype development. It is not available in production volumes.
- 30. The center pad (CP) on the QFN package must be connected to ground (V<sub>SS</sub>) for best mechanical, thermal, and electrical performance. If not connected to ground, it must be electrically floated and not connected to any other signal.
- 31. This pin (associated with OCD part only) is required for connecting the device to ICE-Cube In-Circuit Emulator for firmware debugging purpose. To know more about the usage of ICE-Cube, refer to CY3215-DK PSoC® IN-CIRCUIT EMULATOR KIT GUIDE.
- 32. On Power-up, the SDA(P1[0]) drives a strong high for 256 sleep clock cycles and drives resistive low for the next 256 sleep clock cycles. The SCL(P1[1]) line drives resistive low for 512 sleep clock cycles and both the pins transition to High impedance state. On reset, after XRES de- asserts, the SDA and the SCL lines drive resistive low for 8 sleep clock cycles and transition to high impedance state. In both cases, a pull-up resistance on these lines combines with the pull-down resistance (5.6K ohm) and form a potential divider. Hence, during power-up or reset event, P1[1] and P1[0] may disturb the I2C bus. Use alternate pins if you encounter issues.

33. Alternate SPI clock.



# **Electrical Specifications**

This section presents the DC and AC electrical specifications of the CY8C20X36A/46A/66A/96A/46AS/66AS PSoC devices. For the latest electrical specifications, confirm that you have the most recent datasheet by visiting the web at http://www.cypress.com/psoc.




Figure 12. Voltage versus CPU Frequency

# **Absolute Maximum Ratings**

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

**Table 11. Absolute Maximum Ratings** 

Symbol	Description	Conditions	Min	Тур	Max	Units
T <sub>STG</sub>	Storage temperature	Higher storage temperatures reduce data retention time. Recommended Storage Temperature is +25 °C ± 25 °C. Extended duration storage temperatures above 85 °C degrades reliability.	<b>-</b> 55	+25	+125	°C
$V_{DD}$	Supply voltage relative to V <sub>SS</sub>	-	-0.5	_	+6.0	V
V <sub>IO</sub>	DC input voltage	_	V <sub>SS</sub> – 0.5	_	V <sub>DD</sub> + 0.5	V
$V_{IOZ}^{[34]}$	DC voltage applied to tristate	_	V <sub>SS</sub> – 0.5	_	V <sub>DD</sub> + 0.5	V
I <sub>MIO</sub>	Maximum current into any port pin	-	-25	_	+50	mA
ESD	Electrostatic discharge voltage	Human body model ESD	2000	_	_	V
LU	Latch-up current	In accordance with JESD78 standard	_	_	200	mA

# **Operating Temperature**

**Table 12. Operating Temperature** 

Symbol	Description	Conditions	Min	Тур	Max	Units
T <sub>A</sub>	Ambient temperature	-	-40	_	+85	°C
T <sub>C</sub>	Commercial temperature range	-	0		70	°C
TJ	Operational die temperature	The temperature rise from ambient to junction is package specific. Refer the Thermal Impedances on page 37. The user must limit the power consumption to comply with this requirement.	<b>–40</b>	-	+100	°C

<sup>34.</sup> Port1 pins are hot-swap capable with I/O configured in High-Z mode, and pin input voltage above V<sub>DD</sub>.



### **DC Chip-Level Specifications**

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

#### Table 13. DC Chip-Level Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
V <sub>DD</sub> <sup>[35, 36, 37, 38]</sup>	Supply voltage	No USB activity. Refer the table DC POR and LVD Specifications on page 25	1.71	-	5.50	V
V <sub>DDUSB</sub> [35, 36, 37, 38	Operating voltage	USB activity, USB regulator enabled	4.35	_	5.25	V
		USB activity, USB regulator bypassed	3.15	3.3	3.60	V
I <sub>DD24</sub>	Supply current, IMO = 24 MHz	Conditions are $V_{DD} \le 3.0$ V, $T_A$ = 25 °C, CPU = 24 MHz. CapSense running at 12 MHz, no I/O sourcing current	_	2.88	4.00	mA
I <sub>DD12</sub>	Supply current, IMO = 12 MHz	Conditions are $V_{DD} \le 3.0 \text{ V}$ , $T_A = 25 ^{\circ}\text{C}$ , CPU = 12 MHz. CapSense running at 12 MHz, no I/O sourcing current	_	1.71	2.60	mA
I <sub>DD6</sub>	Supply current, IMO = 6 MHz	Conditions are $V_{DD} \le 3.0 \text{ V}$ , $T_A = 25 ^{\circ}\text{C}$ , CPU = 6 MHz. CapSense running at 6 MHz, no I/O sourcing current	_	1.16	1.80	mA
I <sub>DDAVG10</sub>	Average supply current per sensor	One sensor scanned at 10 mS rate	_	250	_	μА
I <sub>DDAVG100</sub>	Average supply current per sensor	One sensor scanned at 100 mS rate	_	25	_	μА
I <sub>DDAVG500</sub>	Average supply current per sensor	One sensor scanned at 500 mS rate	_	7	_	μА
I <sub>SB0</sub>	Deep sleep current	$V_{DD} \leq 3.0$ V, $T_A$ = 25 °C, I/O regulator turned off	_	0.10	1.05	μА
I <sub>SB1</sub>	Standby current with POR, LVD and sleep timer	$V_{DD} \leq 3.0$ V, $T_A$ = 25 °C, I/O regulator turned off	_	1.07	1.50	μА
I <sub>SBI2C</sub>	Standby current with I <sup>2</sup> C enabled	Conditions are $V_{DD}$ = 3.3 V, $T_A$ = 25 °C and CPU = 24 MHz	_	1.64	_	μА

<sup>35.</sup> When V<sub>DD</sub> remains in the range from 1.71 V to 1.9 V for more than 50 μs, the slew rate when moving from the 1.71 V to 1.9 V range to greater than 2 V must be slower than 1 V/500 μs to avoid triggering POR. The only other restriction on slew rates for any other voltage range or transition is the SR<sub>POWER\_UP</sub> parameter. 36. If powering down in standby sleep mode, to properly detect and recover from a V<sub>DD</sub> brown out condition any of the following actions must be taken:

a.Bring the device out of sleep hofore powering down.
b.Assure that V<sub>DD</sub> falls below 100 mV before powering back up.

d.Increase the No Buzz bit in the OSC\_CR0 register to keep the voltage monitoring circuit powered during sleep.

d.Increase the buzz rate to assure that the falling edge of V<sub>DD</sub> is captured. The rate is configured through the PSSDC bits in the SLP\_CFG register.

For the referenced registers, refer to the CY8C20X36 Technical Reference Manual. In deep sleep mode, additional low power voltage monitoring circuitry allows V<sub>DD</sub> brown out conditions to be detected for edge rates slower than 1V/ms.

<sup>37.</sup> For USB mode, the V<sub>DD</sub> supply for bus-powered application should be limited to 4.35 V–5.35 V. For self-powered application, V<sub>DD</sub> should be 3.15 V–3.45 V.

<sup>38.</sup> For proper CapSense block functionality, if the drop in V<sub>DD</sub> exceeds 5% of the base V<sub>DD</sub>, the rate at which V<sub>DD</sub> drops should not exceed 200 mV/s. Base V<sub>DD</sub> can be between 1.8 V and 5.5 V



# **DC GPIO Specifications**

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 3.0 V to 5.5 V and  $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$ , 2.4 V to 3.0 V and  $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$ , or 1.71 V to 2.4 V and  $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$ , respectively. Typical parameters apply to 5 V and 3.3 V at 25 C and are for design guidance only.

Table 14. 3.0 V to 5.5 V DC GPIO Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
R <sub>PU</sub>	Pull-up resistor	_	4	5.60	8	kΩ
V <sub>OH1</sub>	High output voltage Port 2 or 3 or 4 pins	$I_{OH} \leq$ 10 $\mu$ A, maximum of 10 mA source current in all I/Os	V <sub>DD</sub> – 0.20	_	-	V
V <sub>OH2</sub>	High output voltage Port 2 or 3 or 4 pins	I <sub>OH</sub> = 1 mA, maximum of 20 mA source current in all I/Os	V <sub>DD</sub> – 0.90	_	_	V
V <sub>OH3</sub>	High output voltage Port 0 or 1 pins with LDO regulator Disabled for port 1	$I_{OH}$ < 10 $\mu$ A, maximum of 10 mA source current in all I/Os	V <sub>DD</sub> – 0.20	_	-	V
V <sub>OH4</sub>	High output voltage Port 0 or 1 pins with LDO regulator Disabled for port 1	I <sub>OH</sub> = 5 mA, maximum of 20 mA source current in all I/Os	V <sub>DD</sub> – 0.90	-	-	V
V <sub>OH5</sub>	High output voltage Port 1 Pins with LDO Regulator Enabled for 3 V out	$I_{OH}$ < 10 $\mu$ A, $V_{DD}$ > 3.1 V, maximum of 4 I/Os all sourcing 5 mA	2.85	3.00	3.30	V
V <sub>OH6</sub>	High output voltage Port 1 pins with LDO regulator enabled for 3 V out	I <sub>OH</sub> = 5 mA, V <sub>DD</sub> > 3.1 V, maximum of 20 mA source current in all I/Os	2.20	-	-	V
V <sub>OH7</sub>	High output voltage Port 1 pins with LDO enabled for 2.5 V out	$I_{OH}\!<\!10\mu\text{A},V_{DD}\!>\!2.7\text{V},\text{maximum}\text{of}20\text{mA}$ source current in all I/Os	2.35	2.50	2.75	V
V <sub>OH8</sub>	High output voltage Port 1 pins with LDO enabled for 2.5 V out	$I_{OH}$ = 2 mA, $V_{DD}$ > 2.7 V, maximum of 20 mA source current in all I/Os	1.90	_	-	V
V <sub>OH9</sub>	High output voltage Port 1 pins with LDO enabled for 1.8 V out	$I_{OH}\!<\!10\mu\text{A}, V_{DD}\!>\!2.7\text{V}, \text{maximum of }20\text{ mA}$ source current in all I/Os	1.60	1.80	2.10	V
V <sub>OH10</sub>	High output voltage Port 1 pins with LDO enabled for 1.8 V out	I <sub>OH</sub> = 1 mA, V <sub>DD</sub> > 2.7 V, maximum of 20 mA source current in all I/Os	1.20	_	-	V
V <sub>OL</sub>	Low output voltage	$I_{OL}$ = 25 mA, $V_{DD}$ > 3.3 V, maximum of 60 mA sink current on even port pins (for example, P0[2] and P1[4]) and 60 mA sink current on odd port pins (for example, P0[3] and P1[5])	_	-	0.75	V
V <sub>IL</sub>	Input low voltage	-	-	-	0.80	V
V <sub>IH</sub>	Input high voltage	_	2.00	-	-	V
$V_{H}$	Input hysteresis voltage	_	_	80	ı	mV
$I_{\text{IL}}$	Input leakage (Absolute Value)	_	_	0.001	1	μΑ
C <sub>PIN</sub>	Pin capacitance	Package and pin dependent Temp = 25 °C	0.50	1.70	7	pF
V <sub>ILLVT3.3</sub>	Input Low Voltage with low threshold enable set, Enable for Port1	Bit3 of IO_CFG1 set to enable low threshold voltage of Port1 input	0.8	V	-	-
V <sub>IHLVT3.3</sub>	Input High Voltage with low threshold enable set, Enable for Port1	Bit3 of IO_CFG1 set to enable low threshold voltage of Port1 input	1.4	_	-	V
V <sub>ILLVT5.5</sub>	Input Low Voltage with low threshold enable set, Enable for Port1	Bit3 of IO_CFG1 set to enable low threshold voltage of Port1 input	0.8	V	_	_
V <sub>IHLVT5.5</sub>	Input High Voltage with low threshold enable set, Enable for Port1	Bit3 of IO_CFG1 set to enable low threshold voltage of Port1 input	1.7	_	-	V



Table 15. 2.4 V to 3.0 V DC GPIO Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
R <sub>PU</sub>	Pull-up resistor	_	4	5.60	8	kΩ
V <sub>OH1</sub>	High output voltage Port 2 or 3 or 4 pins	$I_{OH}$ < 10 $\mu$ A, maximum of 10 mA source current in all I/Os	V <sub>DD</sub> – 0.20	-	_	V
V <sub>OH2</sub>	High output voltage Port 2 or 3 or 4 pins	I <sub>OH</sub> = 0.2 mA, maximum of 10 mA source current in all I/Os	V <sub>DD</sub> – 0.40	-	_	V
V <sub>OH3</sub>	High output voltage Port 0 or 1 pins with LDO regulator Disabled for port 1	$I_{OH}$ < 10 $\mu$ A, maximum of 10 mA source current in all I/Os	V <sub>DD</sub> – 0.20	_	-	V
V <sub>OH4</sub>	High output voltage Port 0 or 1 pins with LDO regulator Disabled for Port 1	I <sub>OH</sub> = 2 mA, maximum of 10 mA source current in all I/Os	V <sub>DD</sub> – 0.50	_	_	V
V <sub>OH5A</sub>	High output voltage Port 1 pins with LDO enabled for 1.8 V out	I <sub>OH</sub> < 10 μA, V <sub>DD</sub> > 2.4 V, maximum of 20 mA source current in all I/Os	1.50	1.80	2.10	V
V <sub>OH6A</sub>	High output voltage Port 1 pins with LDO enabled for 1.8 V out	I <sub>OH</sub> = 1 mA, V <sub>DD</sub> > 2.4 V, maximum of 20 mA source current in all I/Os	1.20	-	_	V
V <sub>OL</sub>	Low output voltage	IOL = 10 mA, maximum of 30 mA sink current on even port pins (for example, P0[2] and P1[4]) and 30 mA sink current on odd port pins (for example, P0[3] and P1[5])	-	-	0.75	V
V <sub>IL</sub>	Input low voltage	_	_	_	0.72	V
V <sub>IH</sub>	Input high voltage	-	1.40	-		V
V <sub>H</sub>	Input hysteresis voltage	-	_	80	_	mV
I <sub>IL</sub>	Input leakage (absolute value)	_	_	1	1000	nA
C <sub>PIN</sub>	Capacitive load on pins	Package and pin dependent Temp = 25 °C	0.50	1.70	7	pF
V <sub>ILLVT2.5</sub>	Input Low Voltage with low threshold enable set, Enable for Port1	Bit3 of IO_CFG1 set to enable low threshold voltage of Port1 input	0.7	V	_	
V <sub>IHLVT2.5</sub>	Input High Voltage with low threshold enable set, Enable for Port1	Bit3 of IO_CFG1 set to enable low threshold voltage of Port1 input	1.2		_	V

Table 16. 1.71 V to 2.4 V DC GPIO Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
R <sub>PU</sub>	Pull-up resistor	_	4	5.60	8	kΩ
V <sub>OH1</sub>	High output voltage Port 2 or 3 or 4 pins	$I_{OH}$ = 10 $\mu$ A, maximum of 10 mA source current in all I/Os	V <sub>DD</sub> – 0.20	_	-	V
V <sub>OH2</sub>	High output voltage Port 2 or 3 or 4 pins	I <sub>OH</sub> = 0.5 mA, maximum of 10 mA source current in all I/Os	V <sub>DD</sub> – 0.50	_	-	V
V <sub>OH3</sub>	High output voltage Port 0 or 1 pins with LDO regulator Disabled for Port 1	$I_{OH}$ = 100 $\mu$ A, maximum of 10 mA source current in all I/Os	V <sub>DD</sub> – 0.20	_	_	V
V <sub>OH4</sub>	High output voltage Port 0 or 1 Pins with LDO Regulator Disabled for Port 1	I <sub>OH</sub> = 2 mA, maximum of 10 mA source current in all I/Os	V <sub>DD</sub> – 0.50	_	_	V
V <sub>OL</sub>	Low output voltage	$I_{OL}$ = 5 mA, maximum of 20 mA sink current on even port pins (for example, P0[2] and P1[4]) and 30 mA sink current on odd port pins (for example, P0[3] and P1[5])		_	0.40	V



Table 16. 1.71 V to 2.4 V DC GPIO Specifications (continued)

Symbol	Description	Conditions	Min	Тур	Max	Units
V <sub>IL</sub>	Input low voltage	-	_	-	0.30 × V <sub>DD</sub>	V
V <sub>IH</sub>	Input high voltage	-	0.65 × V <sub>DD</sub>	_	_	V
$V_{H}$	Input hysteresis voltage	-	-	80	_	mV
I <sub>IL</sub>	Input leakage (absolute value)	_	-	1	1000	nA
C <sub>PIN</sub>	Capacitive load on pins	Package and pin dependent temp = 25 °C	0.50	1.70	7	pF

Table 17. DC Characteristics - USB Interface

Symbol	Description	Conditions	Min	Тур	Max	Units
R <sub>USBI</sub>	USB D+ pull-up resistance	With idle bus	900	-	1575	Ω
R <sub>USBA</sub>	USB D+ pull-up resistance	While receiving traffic	1425	-	3090	Ω
V <sub>OHUSB</sub>	Static output high	-	2.8	_	3.6	V
V <sub>OLUSB</sub>	Static output low	-	_	_	0.3	V
V <sub>DI</sub>	Differential input sensitivity	-	0.2	_		V
V <sub>CM</sub>	Differential input common mode range	-	0.8	_	2.5	V
V <sub>SE</sub>	Single ended receiver threshold	_	0.8	_	2.0	V
C <sub>IN</sub>	Transceiver capacitance	_	_	_	50	pF
I <sub>IO</sub>	High Z state data line leakage	On D+ or D- line	-10	_	+10	μΑ
R <sub>PS2</sub>	PS/2 pull-up resistance	_	3000	5000	7000	Ω
R <sub>EXT</sub>	External USB series resistor	In series with each USB pin	21.78	22.0	22.22	Ω

### **DC Analog Mux Bus Specifications**

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 18. DC Analog Mux Bus Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
R <sub>SW</sub>	Switch resistance to common analog bus	_	_	-	800	Ω
$R_{GND}$	Resistance of initialization switch to V <sub>SS</sub>	_	_	-	800	Ω

The maximum pin voltage for measuring  $R_{SW}$  and  $R_{GND}$  is 1.8  $\mbox{\rm V}$ 

# **DC Low Power Comparator Specifications**

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 19. DC Comparator Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
$V_{LPC}$	Low power comparator (LPC) common mode	Maximum voltage limited to V <sub>DD</sub>	0.0	1	1.8	V
$I_{LPC}$	LPC supply current	-	_	10	40	μΑ
$V_{OSLPC}$	LPC voltage offset	_	1	3	30	mV

Document Number: 001-54459 Rev. \*O Page 23 of 47



# **Comparator User Module Electrical Specifications**

The following table lists the guaranteed maximum and minimum specifications. Unless stated otherwise, the specifications are for the entire device voltage and temperature operating range: –40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, 1.71 V  $\leq$  V<sub>DD</sub>  $\leq$  5.5 V.

**Table 20. Comparator User Module Electrical Specifications** 

Symbol	Description	Conditions	Min	Тур	Max	Units
t <sub>COMP</sub>	Comparator response time	50 mV overdrive	-	70	100	ns
Offset		Valid from 0.2 V to V <sub>DD</sub> – 0.2 V	-	2.5	30	mV
Current		Average DC current, 50 mV overdrive	_	20	80	μA
PSRR	Supply voltage > 2 V	Power supply rejection ratio	_	80	_	dB
PSRR	Supply voltage < 2 V	Power supply rejection ratio	_	40	_	dB
Input range		_	0		1.5	V

### **ADC Electrical Specifications**

Table 21. ADC User Module Electrical Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
Input	-	<u>'</u>				
V <sub>IN</sub>	Input voltage range	-	0	_	VREFADC	V
C <sub>IIN</sub>	Input capacitance	-	_	_	5	pF
R <sub>IN</sub>	Input resistance	Equivalent switched cap input resistance for 8-, 9-, or 10-bit resolution	1/(500fF × data clock)	1/(400fF × data clock)	1/(300fF × data clock)	Ω
Reference	•					
V <sub>REFADC</sub>	ADC reference voltage	-	1.14	_	1.26	V
Conversion	Rate	•				
F <sub>CLK</sub>	Data clock	Source is chip's internal main oscillator. See AC Chip-Level Specifications for accuracy	2.25	_	6	MHz
S8	8-bit sample rate	Data clock set to 6 MHz. sample rate = 0.001/ (2^Resolution/Data Clock)	_	23.43	-	ksps
S10	10-bit sample rate	Data clock set to 6 MHz. sample rate = 0.001/ (2^resolution/data clock)	_	5.85	-	ksps
DC Accuracy	,	'	•			
RES	Resolution	Can be set to 8-, 9-, or 10-bit	8	_	10	bits
DNL	Differential nonlinearity	-	-1	_	+2	LSB
INL	Integral nonlinearity	-	-2	_	+2	LSB
E <sub>OFFSET</sub>	Offset error	8-bit resolution	0	3.20	19.20	LSB
		10-bit resolution	0	12.80	76.80	LSB
E <sub>GAIN</sub>	Gain error	For any resolution	<b>-</b> 5	_	+5	%FSR
Power		·	1		1	
I <sub>ADC</sub>	Operating current	-	_	2.10	2.60	mA
PSRR	Power supply rejection ratio	PSRR (V <sub>DD</sub> > 3.0 V)	-	24	_	dB
		PSRR (V <sub>DD</sub> < 3.0 V)	_	30	_	dB



# **DC POR and LVD Specifications**

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 22. DC POR and LVD Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
V <sub>POR0</sub>	1.66 V selected in PSoC Designer	V <sub>DD</sub> must be greater than or equal	1.61	1.66	1.71	V
V <sub>POR1</sub>	2.36 V selected in PSoC Designer	to 1.71 V during startup, reset from the XRES pin, or reset from	_	2.36	2.41	
V <sub>POR2</sub>	2.60 V selected in PSoC Designer	watchdog.	_	2.60	2.66	
V <sub>POR3</sub>	2.82 V selected in PSoC Designer		_	2.82	2.95	
$V_{LVD0}$	2.45 V selected in PSoC Designer	_	2.40	2.45	2.51	V
$V_{LVD1}$	2.71 V selected in PSoC Designer		2.64 <sup>[39]</sup>	2.71	2.78	
$V_{LVD2}$	2.92 V selected in PSoC Designer		2.85 <sup>[40]</sup>	2.92	2.99	
$V_{LVD3}$	3.02 V selected in PSoC Designer		2.95 <sup>[41]</sup>	3.02	3.09	
$V_{LVD4}$	3.13 V selected in PSoC Designer		3.06	3.13	3.20	
$V_{LVD5}$	1.90 V selected in PSoC Designer		1.84	1.90	2.32	
$V_{LVD6}$	1.80 V selected in PSoC Designer		1.75 <sup>[42]</sup>	1.80	1.84	]
V <sub>LVD7</sub>	4.73 V selected in PSoC Designer		4.62	4.73	4.83	1

# **DC Programming Specifications**

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 23. DC Programming Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
V <sub>DDIWRITE</sub>	Supply voltage for flash write operations	_	1.71	-	5.25	V
I <sub>DDP</sub>	Supply current during programming or verify	_	-	5	25	mA
$V_{ILP}$	Input low voltage during programming or verify	See the appropriate DC GPIO Specifications on page 21	_	_	V <sub>IL</sub>	V
V <sub>IHP</sub>	Input high voltage during programming or verify	See the appropriate DC GPIO Specifications on page 21	V <sub>IH</sub>	_	_	V
I <sub>ILP</sub>	Input current when Applying V <sub>ILP</sub> to P1[0] or P1[1] during programming or verify	Driving internal pull-down resistor	_	_	0.2	mA
I <sub>IHP</sub>	Input current when applying V <sub>IHP</sub> to P1[0] or P1[1] during programming or verify	Driving internal pull-down resistor	-	_	1.5	mA
V <sub>OLP</sub>	Output low voltage during programming or verify		_	_	V <sub>SS</sub> + 0.75	V
V <sub>OHP</sub>	Output high voltage during programming or verify	See appropriate DC GPIO Specifications on page 21. For $V_{DD} > 3 V$ use $V_{OH4}$ in Table 12 on page 19.	V <sub>OH</sub>	-	V <sub>DD</sub>	V
Flash <sub>ENPB</sub>	Flash write endurance	Erase/write cycles per block	50,000	_	_	_
Flash <sub>DR</sub>	Flash data retention	Following maximum Flash write cycles; ambient temperature of 55 °C	20	_	_	Years

<sup>39.</sup> Always greater than 50 mV above V<sub>PPOR1</sub> voltage for falling supply.
40. Always greater than 50 mV above V<sub>PPOR2</sub> voltage for falling supply.
41. Always greater than 50 mV above V<sub>PPOR3</sub> voltage for falling supply.
42. Always greater than 50 mV above V<sub>PPOR0</sub> voltage for falling supply.



# DC I<sup>2</sup>C Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 3.0 V to 5.5 V and  $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$ , 2.4 V to 3.0 V and  $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$ , or 1.71 V to 2.4 V and  $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$ , respectively. Typical parameters apply to 5 V and 3.3 V at 25  $^{\circ}\text{C}$  and are for design guidance only.

Table 24. DC I<sup>2</sup>C Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
V <sub>ILI2C</sub>	Input low level	$3.1 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}$	_	_	0.25 × V <sub>DD</sub>	V
		$2.5 \text{ V} \le \text{V}_{\text{DD}} \le 3.0 \text{ V}$	_	_	0.3 × V <sub>DD</sub>	V
		1.71 V ≤ V <sub>DD</sub> ≤ 2.4 V	_	_	0.3 × V <sub>DD</sub>	V
V <sub>IHI2C</sub>	Input high level	1.71 V ≤ V <sub>DD</sub> ≤ 5.5 V	0.65 × V <sub>DD</sub>	-	-	V

# **DC Reference Buffer Specifications**

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 3.0 V to 5.5 V and  $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$ , 2.4 V to 3.0 V and  $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$ , or 1.71 V to 2.4 V and  $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$ , respectively. Typical parameters apply to 5 V and 3.3 V at 25  $^{\circ}\text{C}$  and are for design guidance only.

Table 25. DC Reference Buffer Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
$V_{Ref}$	Reference buffer output	1.7 V ≤ V <sub>DD</sub> ≤ 5.5 V	1	-	1.05	V
V <sub>RefHi</sub>	Reference buffer output	1.7 V ≤ V <sub>DD</sub> ≤ 5.5 V	1.2	_	1.25	V

### **DC IDAC Specifications**

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 26. DC IDAC Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
IDAC_DNL	Differential nonlinearity	-4.5	-	+4.5	LSB	
IDAC_INL	Integral nonlinearity	-5	-	+5	LSB	
IDAC_Gain	Range = 0.5x	6.64	-	22.46	μA	DAC setting = 128 dec.
(Source)	Range = 1x	14.5	_	47.8	μA	Not recommended for CapSense
	Range = 2x	42.7	-	92.3	μA	applications.
	Range = 4x	91.1	_	170	μA	DAC setting = 128 dec
	Range = 8x	184.5	_	426.9	μΑ	DAC setting = 128 dec

Document Number: 001-54459 Rev. \*O Page 26 of 47



# **AC Chip-Level Specifications**

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

# Table 27. AC Chip-Level Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
F <sub>IMO24</sub>	IMO frequency at 24 MHz Setting	_	22.8	24	25.2	MHz
F <sub>IMO12</sub>	IMO frequency at 12 MHz setting	_	11.4	12	12.6	MHz
F <sub>IMO6</sub>	IMO frequency at 6 MHz setting	-	5.7	6.0	6.3	MHz
F <sub>CPU</sub>	CPU frequency	-	0.75	_	25.20	MHz
F <sub>32K1</sub>	ILO frequency	_	19	32	50	kHz
F <sub>32K_U</sub>	ILO untrimmed frequency	_	13	32	82	kHz
DC <sub>IMO</sub>	Duty cycle of IMO	_	40	50	60	%
DC <sub>ILO</sub>	ILO duty cycle	_	40	50	60	%
SR <sub>POWER_UP</sub>	Power supply slew rate	V <sub>DD</sub> slew rate during power-up	-	_	250	V/ms
t <sub>XRST</sub>	External reset pulse width at power-up	After supply voltage is valid	1	_	_	ms
t <sub>XRST2</sub>	External reset pulse width after power-up <sup>[43]</sup>	Applies after part has booted	10	_	_	μS
t <sub>OS</sub>	Startup time of ECO	-	_	1	_	S
t <sub>JIT_IMO</sub> <sup>[44]</sup>	N=32	6 MHz IMO cycle-to-cycle jitter (RMS)	_	0.7	6.7	ns
		6 MHz IMO long term N (N = 32) cycle-to-cycle jitter (RMS)	-	4.3	29.3	ns
		6 MHz IMO period jitter (RMS)	_	0.7	3.3	ns
		12 MHz IMO cycle-to-cycle jitter (RMS)	-	0.5	5.2	ns
		12 MHz IMO long term N (N = 32) cycle-to-cycle jitter (RMS)	_	2.3	5.6	ns
		12 MHz IMO period jitter (RMS)	-	0.4	2.6	ns
		24 MHz IMO cycle-to-cycle jitter (RMS)	-	1.0	8.7	ns
		24 MHz IMO long term N (N = 32) cycle-to-cycle jitter (RMS)	_	1.4	6.0	ns
		24 MHz IMO period jitter (RMS)	_	0.6	4.0	ns

Notes
43. The minimum required XRES pulse length is longer when programming the device (see Table 33 on page 30).
44. Refer to Cypress Jitter Specifications application note, Understanding Datasheet Jitter Specifications for Cypress Timing Products – AN5054 for more information.




# **AC GPIO Specifications**

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

# Table 28. AC GPIO Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
F <sub>GPIO</sub>	GPIO operating frequency	Normal strong mode Port 0, 1	0	_	6 MHz for 1.71 V <v<sub>DD &lt; 2.40 V</v<sub>	MHz
			0	_	12 MHz for 2.40 V < V <sub>DD</sub> < 5.50 V	MHz
t <sub>RISE23</sub>	Rise time, strong mode, Cload = 50 pF Port 2 or 3 or 4 pins	V <sub>DD</sub> = 3.0 to 3.6 V, 10% to 90%	15	_	80	ns
t <sub>RISE23L</sub>	Rise time, strong mode low supply, Cload = 50 pF, Port 2 or 3 or 4 pins	V <sub>DD</sub> = 1.71 to 3.0 V, 10% to 90%	15	-	80	ns
t <sub>RISE01</sub>	Rise time, strong mode, Cload = 50 pF Ports 0 or 1	V <sub>DD</sub> = 3.0 to 3.6 V, 10% to 90% LDO enabled or disabled	10	_	50	ns
t <sub>RISE01L</sub>	Rise time, strong mode low supply, Cload = 50 pF, Ports 0 or 1	V <sub>DD</sub> = 1.71 to 3.0 V, 10% to 90% LDO enabled or disabled	10	_	80	ns
t <sub>FALL</sub>	Fall time, strong mode, Cload = 50 pF all ports	V <sub>DD</sub> = 3.0 to 3.6 V, 10% to 90%	10	_	50	ns
t <sub>FALLL</sub>	Fall time, strong mode low supply, Cload = 50 pF, all ports	V <sub>DD</sub> = 1.71 to 3.0 V, 10% to 90%	10	_	70	ns

Figure 13. GPIO Timing Diagram



Document Number: 001-54459 Rev. \*O Page 28 of 47



Table 29. AC Characteristics – USB Data Timings

Symbol	Description	Conditions	Min	Тур	Max	Units
t <sub>DRATE</sub>	Full speed data rate	Average bit rate	12 – 0.25%	12	12 + 0.25%	MHz
t <sub>JR1</sub>	Receiver jitter tolerance	To next transition	-18.5	-	18.5	ns
t <sub>JR2</sub>	Receiver jitter tolerance	To pair transition	-9.0	_	9	ns
t <sub>DJ1</sub>	FS Driver jitter	To next transition	-3.5	_	3.5	ns
t <sub>DJ2</sub>	FS Driver jitter	To pair transition	-4.0	_	4.0	ns
t <sub>FDEOP</sub>	Source jitter for differential transition	To SE0 transition	-2.0	-	5	ns
t <sub>FEOPT</sub>	Source SE0 interval of EOP	-	160.0	_	175	ns
t <sub>FEOPR</sub>	Receiver SE0 interval of EOP	-	82.0	_	_	ns
t <sub>FST</sub>	Width of SE0 interval during differential transition	-	-	-	14	ns

Table 30. AC Characteristics - USB Driver

Symbol	Description	Conditions	Min	Тур	Max	Units
t <sub>FR</sub>	Transition rise time	50 pF	4	_	20	ns
t <sub>FF</sub>	Transition fall time	50 pF	4	_	20	ns
t <sub>FRFM</sub> <sup>[45]</sup>	Rise/fall time matching	_	90	_	111	%
$V_{CRS}$	Output signal crossover voltage	_	1.30	-	2.00	V

### **AC Comparator Specifications**

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 31. AC Low Power Comparator Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
t <sub>LPC</sub>	Comparator response time, 50 mV overdrive	50 mV overdrive does not include offset voltage.	-	-	100	ns

# **AC External Clock Specifications**

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

### Table 32. AC External Clock Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
F <sub>OSCEXT</sub>	Frequency (external oscillator frequency)	_	0.75	_	25.20	MHz
	High period	_	20.60	_	5300	ns
	Low period	_	20.60	_	_	ns
	Power-up IMO to switch	_	150	_	-	μS

#### Note


Document Number: 001-54459 Rev. \*O Page 29 of 47

<sup>45.</sup> T<sub>FRFM</sub> is not met under all conditions. There is a corner case at lower supply voltages, such as those under 3.3 V. This condition does not affect USB communications. Signal integrity tests show an excellent eye diagram at 3.15 V.



# **AC Programming Specifications**

Figure 14. AC Waveform



The following table lists the guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

**Table 33. AC Programming Specifications** 

Symbol	Description	Conditions	Min	Тур	Max	Units
t <sub>RSCLK</sub>	Rise time of SCLK	_	1	-	20	ns
t <sub>FSCLK</sub>	Fall time of SCLK	_	1	-	20	ns
t <sub>SSCLK</sub>	Data setup time to falling edge of SCLK	_	40	-	-	ns
t <sub>HSCLK</sub>	Data hold time from falling edge of SCLK	_	40	-	-	ns
F <sub>SCLK</sub>	Frequency of SCLK	_	0	-	8	MHz
t <sub>ERASEB</sub>	Flash erase time (block)	_	-	-	18	ms
t <sub>WRITE</sub>	Flash block write time	-	_	_	25	ms
t <sub>DSCLK</sub>	Data out delay from falling edge of SCLK	3.6 < V <sub>DD</sub>	_	_	60	ns
t <sub>DSCLK3</sub>	Data out delay from falling edge of SCLK	$3.0 \le V_{DD} \le 3.6$	_	_	85	ns
t <sub>DSCLK2</sub>	Data out delay from falling edge of SCLK	$1.71 \le V_{DD} \le 3.0$	_	_	130	ns
t <sub>XRST3</sub>	External reset pulse width after power-up	Required to enter programming mode when coming out of sleep	300	_	_	μS
t <sub>XRES</sub>	XRES pulse length	-	300	_	_	μS
t <sub>VDDWAIT</sub> <sup>[46]</sup>	V <sub>DD</sub> stable to wait-and-poll hold off	-	0.1	_	1	ms
t <sub>VDDXRES</sub> [46]	V <sub>DD</sub> stable to XRES assertion delay	-	14.27	_	-	ms
t <sub>POLL</sub>	SDATA high pulse time	-	0.01	_	200	ms
t <sub>ACQ</sub> <sup>[46]</sup>	"Key window" time after a V <sub>DD</sub> ramp acquire event, based on 256 ILO clocks.	_	3.20	-	19.60	ms
t <sub>XRESINI</sub> <sup>[46]</sup>	"Key window" time after an XRES event, based on 8 ILO clocks	_	98	-	615	μS

#### Note

<sup>46.</sup> Valid from 5 to 50 °C. See the spec, CY8C20X66, CY8C20X46, CY8C20X36, CY7C643XX, CY7C604XX, CY8CTST2XX, CY8CTMG2XX, CY8C20X67, CY8C20X47, CY8C20X37, Programming Spec for more details.




# AC I<sup>2</sup>C Specifications

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 34. AC Characteristics of the I<sup>2</sup>C SDA and SCL Pins

Symbol	Description		Standard Mode		Fast Mode	
	Description	Min	Max	Min	Max	Units
f <sub>SCL</sub>	SCL clock frequency	0	100	0	400	kHz
t <sub>HD;STA</sub>	Hold time (repeated) START condition. After this period, the first clock pulse is generated	4.0	_	0.6	_	μs
t <sub>LOW</sub>	LOW period of the SCL clock	4.7	_	1.3	_	μs
t <sub>HIGH</sub>	HIGH Period of the SCL clock	4.0	-	0.6	-	μs
t <sub>SU;STA</sub>	Setup time for a repeated START condition	4.7	-	0.6	-	μs
t <sub>HD;DAT</sub>	Data hold time	0	3.45	0	0.90	μs
t <sub>SU;DAT</sub>	Data setup time	250	-	100 <sup>[47]</sup>	-	ns
t <sub>SU;STO</sub>	Setup time for STOP condition	4.0	-	0.6	-	μs
t <sub>BUF</sub>	Bus free time between a STOP and START condition	4.7	_	1.3	_	μs
t <sub>SP</sub>	Pulse width of spikes are suppressed by the input filter	-	-	0	50	ns

Figure 15. Definition for Timing for Fast/Standard Mode on the I<sup>2</sup>C Bus



# Note

Document Number: 001-54459 Rev. \*O Page 31 of 47

<sup>47.</sup> A Fast-Mode I<sup>2</sup>C-bus device can be used in a standard mode I<sup>2</sup>C-bus system, but the requirement t<sub>SU:DAT</sub> ≥ 250 ns must then be met. This automatically be the case if the device does not stretch the LOW period of the SCL signal. If such device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line t<sub>rmax</sub> + t<sub>SU;DAT</sub> = 1000 + 250 = 1250 ns (according to the Standard-Mode I<sup>2</sup>C-bus specification) before the SCL line is released.



Table 35. SPI Master AC Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
F <sub>SCLK</sub>	SCLK clock frequency	$V_{DD} \ge 2.4 \text{ V}$	_	_	6	MHz
		V <sub>DD</sub> < 2.4 V	_	_	3	MHz
DC	SCLK duty cycle	_	_	50	_	%
t <sub>SETUP</sub>	MISO to SCLK setup time	V <sub>DD</sub> ≥ 2.4 V V <sub>DD</sub> < 2.4 V	60	_	_	ns
		V <sub>DD</sub> < 2.4 V	100	_	_	ns
t <sub>HOLD</sub>	SCLK to MISO hold time	_	40	_	_	ns
t <sub>OUT_VAL</sub>	SCLK to MOSI valid time	_	_	_	40	ns
t <sub>OUT_H</sub>	MOSI high time	-	40	_	_	ns

Figure 16. SPI Master Mode 0 and 2




Figure 17. SPI Master Mode 1 and 3






Table 36. SPI Slave AC Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
F <sub>SCLK</sub>	SCLK clock frequency	_	-	-	4	MHz
t <sub>LOW</sub>	SCLK low time	_	42	-	-	ns
t <sub>HIGH</sub>	SCLK high time	_	42	-	-	ns
t <sub>SETUP</sub>	MOSI to SCLK setup time	_	30	_	_	ns
t <sub>HOLD</sub>	SCLK to MOSI hold time	_	50	-	-	ns
t <sub>SS_MISO</sub>	SS high to MISO valid	_	_	-	153	ns
t <sub>SCLK</sub> MISO	SCLK to MISO valid	-	-	-	125	ns
t <sub>SS_HIGH</sub>	SS high time	-	50	_	-	ns
t <sub>SS_CLK</sub>	Time from SS low to first SCLK	_	2/SCLK	-	_	ns
t <sub>CLK_SS</sub>	Time from last SCLK to SS high	_	2/SCLK	-	-	ns

Figure 18. SPI Slave Mode 0 and 2





Figure 19. SPI Slave Mode 1 and 3






# **Packaging Information**

This section illustrates the packaging specifications for the CY8C20X36A/46A/66A/96A/46AS/66AS PSoC device, along with the thermal impedances for each package.

Important Note Emulation tools may require a larger area on the target PCB than the chip's footprint. For a detailed description of the emulation tools' dimensions, refer to the document titled PSoC Emulator Pod Dimensions at http://www.cypress.com/design/MR10161.

Figure 20. 16-pin QFN (No E-Pad) (3 x 3 x 0.6 mm) LG16A (Sawn) Package Outline, 001-09116




PART NO.	DESCRIPTION
LG16A	LEAD-FREE
LD16A	STANDARD

NOTES:

- 1. JEDEC # MD-220
- 2. Package Weight: 0.014g
- 3. DIMENSIONS IN MM,

001-09116 \*F

Figure 21. 24-pin QFN (4 × 4 × 0.55 mm) LQ24A 2.65 × 2.65 E-Pad (Sawn) Package Outline, 001-13937



- 1. HATCH IS SOLDERABLE EXPOSED METAL.
- 2. REFERENCE JEDEC # MO-248
- 3. UNIT PACKAGE WEIGHT: See Cypress Package Material Declaration Datasheet (PMDD) posted on the Cypress web
- 4. ALL DIMENSIONS ARE IN MILLIMETERS

001-13937 \*D






Figure 22. 32-pin QFN (5  $\times$  5  $\times$  0.55 mm) LQ32 3.5  $\times$  3.5 E-Pad (Sawn) Package Outline, 001-42168

1. MATCH AREA IS SOLDERABLE EXPOSED PAD


2. BASED ON REF JEDEC # MO-248

3. PACKAGE WEIGHT: 0.0388g

4. DIMENSIONS ARE IN MILLIMETERS

001-42168 \*D

Figure 23. 48-pin SSOP (300 Mils) O483 Package Outline, 51-85061









Figure 24. 48-pin QFN (7 × 7 × 1.0 mm) LT48A 5.1 × 5.1 E-Pad (Sawn) Package Outline, 001-13191

Figure 25. 48-pin QFN (6 × 6 × 0.6 mm) LQ48A 4.6 × 4.6 E-Pad (Sawn) Package Outline, 001-57280

TOP VIEW SIDE VIEW BOTTOM VIEW



#### NOTES:

- 1. XXX HATCH AREA IS SOLDERABLE EXPOSED PAD
- 2. REFERENCE JEDEC # MO-248
- 3. PACKAGE WEIGHT: 68 ±2 mg
- 4. ALL DIMENSIONS ARE IN MILLIMETERS

001-57280 \*C

#### **Important Notes**

- For information on the preferred dimensions for mounting QFN packages, see the following Application Note at <a href="http://www.amkor.com/products/notes\_papers/MLFAppNote.pdf">http://www.amkor.com/products/notes\_papers/MLFAppNote.pdf</a>.
- Pinned vias for thermal conduction are not required for the low power PSoC device.



# **Thermal Impedances**

# Table 37. Thermal Impedances per Package

Package	Typical θ <sub>JA</sub> <sup>[48]</sup>	Typical θ <sub>JC</sub>
16-pin QFN (No Center Pad)	33 °C/W	_
24-pin QFN <sup>[49]</sup>	21 °C/W	-
32-pin QFN <sup>[49]</sup>	20 °C/W	-
48-pin SSOP	69 °C/W	-
48-pin QFN (6 × 6 × 0.6 mm) [49]	25.20 °C/W	3.04 °C/W
48-pin QFN (7 × 7 × 1.0 mm) [49]	18 °C/W	_
30-ball WLCSP	54 °C/W	_

# **Capacitance on Crystal Pins**

Table 38. Typical Package Capacitance on Crystal Pins

Package	Package Capacitance
32-pin QFN	3.2 pF
48-pin QFN	3.3 pF

# **Solder Reflow Specifications**

Table 39 shows the solder reflow temperature limits that must not be exceeded.

Table 39. Solder Reflow Specifications

Package	Maximum Peak Temperature (T <sub>C</sub> )	Maximum Time above T <sub>C</sub> – 5 °C				
16-pin QFN	260 °C	30 seconds				
24-pin QFN	260 °C	30 seconds				
32-pin QFN	260 °C	30 seconds				
48-pin SSOP	260 °C	30 seconds				
48-pin QFN (6 × 6 × 0.6 mm)	260 °C	30 seconds				
48-pin QFN (7 × 7 × 1.0 mm)	260 °C	30 seconds				
30-ball WLCSP	260 °C	30 seconds				

Notes  $48.\,T_J = T_A + \text{Power} \times \theta_{JA}.$   $49.\,\text{To achieve the thermal impedance specified for the QFN package, the center thermal pad must be soldered to the PCB ground plane.}$ 



# CY8C20X36A/46A/66A/96A/46AS/66AS

# **Development Tool Selection**

#### Software

PSoC Designer™

At the core of the PSoC development software suite is PSoC Designer. Utilized by thousands of PSoC developers, this robust software has been facilitating PSoC designs for over half a decade. PSoC Designer is available free of charge at http://www.cypress.com.

#### PSoC Programmer

Flexible enough to be used on the bench in development, yet suitable for factory programming, PSoC Programmer works either as a standalone programming application or it can operate directly from PSoC Designer. PSoC Programmer software is compatible with both PSoC ICE-Cube In-Circuit Emulator and PSoC MiniProg. PSoC Programmer is available free of charge at http://www.cypress.com.

#### **Development Kits**

All development kits are sold at the Cypress Online Store.

#### CY3215-DK Basic Development Kit

The CY3215-DK is for prototyping and development with PSoC Designer. This kit supports in-circuit emulation and the software interface enables users to run, halt, and single step the processor and view the content of specific memory locations. PSoC Designer supports the advance emulation features also. The kit includes:

- PSoC Designer Software CD
- ICE-Cube In-Circuit Emulator
- ICE Flex-Pod for CY8C29X66A Family
- Cat-5 Adapter
- Mini-Eval Programming Board
- 110 ~ 240 V Power Supply, Euro-Plug Adapter
- iMAGEcraft C Compiler (Registration Required)
- ISSP Cable
- USB 2.0 Cable and Blue Cat-5 Cable
- 2 CY8C29466A-24PXI 28-PDIP Chip Samples

#### **Evaluation Tools**

All evaluation tools are sold at the Cypress Online Store.

# CY3210-MiniProg1

The CY3210-MiniProg1 kit enables the user to program PSoC devices via the MiniProg1 programming unit. The MiniProg is a small, compact prototyping programmer that connects to the PC via a provided USB 2.0 cable. The kit includes:

- MiniProg Programming Unit
- MiniEval Socket Programming and Evaluation Board

- 28-pin CY8C29466A-24PXI PDIP PSoC Device Sample
- 28-pin CY8C27443A-24PXI PDIP PSoC Device Sample
- PSoC Designer Software CD
- Getting Started Guide
- USB 2.0 Cable

#### CY3210-PSoCEval1

The CY3210-PSoCEval1 kit features an evaluation board and the MiniProg1 programming unit. The evaluation board includes an LCD module, potentiometer, LEDs, and plenty of breadboarding space to meet all of your evaluation needs. The kit includes:

- Evaluation Board with LCD Module
- MiniProg Programming Unit
- 28-Pin CY8C29466A-24PXI PDIP PSoC Device Sample (2)
- PSoC Designer Software CD
- Getting Started Guide
- USB 2.0 Cable

#### CY3280-20X66 Universal CapSense Controller

The CY3280-20X66 CapSense Controller Kit is designed for easy prototyping and debug of CY8C20XX6A CapSense Family designs with pre-defined control circuitry and plug-in hardware. Programming hardware and an I2C-to-USB bridge are included for tuning and data acquisition.

The kit includes:

- CY3280-20X66 CapSense Controller Board
- CY3240-I2USB Bridge
- CY3210 MiniProg1 Programmer
- USB 2.0 Retractable Cable
- CY3280-20X66 Kit CD

# **Device Programmers**

All device programmers are purchased from the Cypress Online Store.

#### CY3216 Modular Programmer

The CY3216 Modular Programmer kit features a modular programmer and the MiniProg1 programming unit. The modular programmer includes three programming module cards and supports multiple Cypress products. The kit includes:

- Modular Programmer Base
- Three Programming Module Cards
- MiniProg Programming Unit
- PSoC Designer Software CD
- Getting Started Guide
- USB 2.0 Cable



# CY8C20X36A/46A/66A/96A/46AS/66AS

Page 39 of 47

CY3207ISSP In-System Serial Programmer (ISSP)

The CY3207ISSP is a production programmer. It includes protection circuitry and an industrial case that is more robust than the MiniProg in a production programming environment. Note that CY3207ISSP needs special software and is not compatible with PSoC Programmer. The kit includes:

- CY3207 Programmer Unit
- PSoC ISSP Software CD
- 110 ~ 240 V Power Supply, Euro-Plug Adapter
- USB 2.0 Cable

#### **Accessories (Emulation and Programming)**

Table 40. Emulation and Programming Accessories

Part Number	Pin Package	Flex-Pod Kit <sup>[50]</sup>	Foot Kit <sup>[51]</sup>	Adapter <sup>[52]</sup>	
CY8C20236A-24LKXI	16-pin QFN (No E-Pad)	CY3250-20246QFN CY3250-20246QFN-PO		See note 49	
CY8C20246A-24LKXI	16-pin QFN (No E-Pad)	CY3250-20246QFN	CY3250-20246QFN-POD	See note 52	
CY8C20246AS-24LKXI	16-pin QFN (No E-Pad)		Not Supported	<u> </u>	
CY8C20336A-24LQXI	24-pin QFN	CY3250-20346QFN	CY3250-20346QFN-POD	See note 49	
CY8C20346A-24LQXI	24-pin QFN	CY3250-20346QFN	CY3250-20346QFN-POD	See note 52	
CY8C20346AS-24LQXI	24-pin QFN		Not Supported		
CY8C20396A-24LQXI	24-pin QFN	Not Supported			
CY8C20436A-24LQXI	32-pin QFN	CY3250-20466QFN	CY3250-20466QFN-POD	See note 49	
CY8C20446A-24LQXI	32-pin QFN	CY3250-20466QFN	CY3250-20466QFN-POD	See note 52	
CY8C20446AS-24LQXI	32-pin QFN		Not Supported		
CY8C20466A-24LQXI	32-pin QFN	CY3250-20466QFN	CY3250-20466QFN-POD	See note 52	
CY8C20466AS-24LQXI	32-pin QFN		Not Supported		
CY8C20496A-24LQXI	32-pin QFN		Not Supported		
CY8C20536A-24PVXI	48-pin SSOP	CY3250-20566	CY3250-20566-POD	See note 52	
CY8C20546A-24PVXI	48-pin SSOP	CY3250-20566 CY3250-20566-POD		See note 52	
CY8C20566A-24PVXI	48-pin SSOP	CY3250-20566 CY3250-20566-POD		See note 52	

#### **Third Party Tools**

Several tools have been specially designed by third-party vendors to accompany PSoC devices during development and production. Specific details for each of these tools can be found at <a href="http://www.cypress.com">http://www.cypress.com</a> under Documentation > Evaluation Boards.

# **Build a PSoC Emulator into Your Board**

For details on how to emulate your circuit before going to volume production using an on-chip debug (OCD) non-production PSoC device, refer Application Note Debugging - Build a PSoC Emulator into Your Board – AN2323.

#### Notes

- 50. Flex-Pod kit includes a practice flex-pod and a practice PCB, in addition to two flex-pods.
- 51. Foot kit includes surface mount feet that can be soldered to the target PCB.
- 52. Programming adapter converts non-DIP package to DIP footprint. Specific details and ordering information for each of the adapters can be found at <a href="http://www.emulation.com">http://www.emulation.com</a>.



# **Ordering Information**

The following table lists the CY8C20X36A/46A/66A/96A/46AS/66AS PSoC devices' key package features and ordering codes.

Table 41. PSoC Device Key Features and Ordering Information

Package	Ordering Code	Flash (Bytes)	SRAM (Bytes)	CapSense Blocks	Digital I/O Pins	Analog Inputs [53]	XRES Pin	USB	ADC
16-pin (3 × 3 × 0.6 mm) QFN (no E-Pad)	CY8C20236A-24LKXI	8 K	1 K	1	13	13	Yes	No	Yes
16-pin (3 × 3 × 0.6 mm) QFN (no E-Pad) (Tape and Reel)	CY8C20236A-24LKXIT	8 K	1 K	1	13	13	Yes	No	Yes
16-pin (3 × 3 × 0.6 mm) QFN (no E-Pad)	CY8C20246A-24LKXI	16 K	2 K	1	13	13	Yes	No	Yes
16-pin (3 × 3 × 0.6 mm) QFN (no E-Pad)	CY8C20246AS-24LKXI	16 K	2 K	1	13	13	Yes	No	Yes
16-pin (3 × 3 × 0.6 mm) QFN (no E-Pad) (Tape and Reel)	CY8C20246A-24LKXIT	16 K	2 K	1	13	13	Yes	No	Yes
16-pin (3 × 3 × 0.6 mm) QFN (no E-Pad) (Tape and Reel)	CY8C20246AS-24LKXIT	16 K	2 K	1	13	13	Yes	No	Yes
24-pin (4 × 4 × 0.6 mm) QFN	CY8C20336A-24LQXI	8 K	1 K	1	20	20	Yes	No	Yes
24-pin (4 × 4 × 0.6 mm) QFN (Tape and Reel)	CY8C20336A-24LQXIT	8 K	1 K	1	20	20	Yes	No	Yes
24-pin (4 × 4 × 0.6 mm) QFN	CY8C20346A-24LQXI	16 K	2 K	1	20	20	Yes	No	Yes
24-pin (4 × 4 × 0.6 mm) QFN	CY8C20346AS-24LQXI	16 K	2 K	1	20	20	Yes	No	Yes
24-pin (4 × 4 × 0.6 mm) QFN (Tape and Reel)	CY8C20346A-24LQXIT	16 K	2 K	1	20	20	Yes	No	Yes
24-pin (4 × 4 × 0.6 mm) QFN (Tape and Reel)	CY8C20346AS-24LQXIT	16 K	2 K	1	20	20	Yes	No	Yes
24-pin (4 × 4 × 0.6 mm) QFN	CY8C20396A-24LQXI	16 K	2 K	1	19	19	Yes	Yes	Yes
24-pin (4 × 4 × 0.6 mm) QFN (Tape and Reel)	CY8C20396A-24LQXIT	16 K	2 K	1	19	19	Yes	Yes	Yes
32-pin (5 × 5 × 0.6 mm) QFN	CY8C20436A-24LQXI	8 K	1 K	1	28	28	Yes	No	Yes
32-pin (5 × 5 × 0.6 mm) QFN (Tape and Reel)	CY8C20436A-24LQXIT	8 K	1 K	1	28	28	Yes	No	Yes
32-pin (5 × 5 × 0.6 mm) QFN	CY8C20446A-24LQXI	16 K	2 K	1	28	28	Yes	No	Yes
32-pin (5 × 5 × 0.6 mm) QFN	CY8C20446AS-24LQXI	16 K	2 K	1	28	28	Yes	No	Yes
32-pin (5 × 5 × 0.6 mm) QFN (Tape and Reel)	CY8C20446A-24LQXIT	16 K	2 K	1	28	28	Yes	No	Yes
32-pin (5 × 5 × 0.6 mm) QFN (Tape and Reel)	CY8C20446AS-24LQXIT	16 K	2 K	1	28	28	Yes	No	Yes
32-pin (5 × 5 × 0.6 mm) QFN	CY8C20466A-24LQXI	32 K	2 K	1	28	28	Yes	No	Yes
32-pin (5 × 5 × 0.6 mm) QFN	CY8C20466AS-24LQXI	32 K	2 K	1	28	28	Yes	No	Yes
32-pin (5 × 5 × 0.6 mm) QFN (Tape and Reel)	CY8C20466A-24LQXIT	32 K	2 K	1	28	28	Yes	No	Yes
32-pin (5 × 5 × 0.6 mm) QFN (Tape and Reel)	CY8C20466AS-24LQXIT	32 K	2 K	1	28	28	Yes	No	Yes
32-pin (5 × 5 × 0.6 mm) QFN	CY8C20496A-24LQXI	16 K	2 K	1	25	25	Yes	Yes	Yes
32-pin (5 × 5 × 0.6 mm) QFN (Tape and Reel)	CY8C20496A-24LQXIT	16 K	2 K	1	25	25	Yes	Yes	Yes



Table 41. PSoC Device Key Features and Ordering Information (continued)


Package	Ordering Code	Flash (Bytes)	SRAM (Bytes)	CapSense Blocks	Digital I/O Pins	Analog Inputs [53]	XRES Pin	USB	ADC
48-pin SSOP [54]			1 K	1	34	34	Yes	No	Yes
48-pin SSOP (Tape and Reel) [54]	B-pin SSOP (Tape and Reel) [54] CY8C20536A-24PVXIT [54]		1 K	1	34	34	Yes	No	Yes
48-pin SSOP [54]	pin SSOP <sup>[54]</sup> CY8C20546A-24PVXI <sup>[54]</sup>		2 K	1	34	34	Yes	No	Yes
48-pin SSOP (Tape and Reel) [54]	CY8C20546A-24PVXIT [54]	16 K	2 K	1	34	34	Yes	No	Yes
48-pin SSOP [54]	CY8C20566A-24PVXI [54]	32 K	2 K	1	34	34	Yes	No	Yes
48-pin SSOP (Tape and Reel) [54]	CY8C20566A-24PVXIT [54]	32 K	2 K	1	34	34	Yes	No	Yes
48-pin (6 × 6 × 0.6 mm) QFN	CY8C20636A-24LQXI	8 K	1 K	1	36	36	Yes	No	Yes
48-pin (6 × 6 × 0.6 mm) QFN (Tape and Reel)	CY8C20636A-24LQXIT	8 K	1 K	1	36	36	Yes	No	Yes
48-pin (7 × 7 × 1.0 mm) QFN [54]	CY8C20636A-24LTXI [54]	8 K	1 K	1	36	36	Yes	No	Yes
48-pin (7 × 7 × 1.0 mm) QFN (Tape and Reel) [54]	CY8C20636A-24LTXIT <sup>[54]</sup>	8 K	1 K	1	36	36	Yes	No	Yes
48-pin (6 × 6 × 0.6 mm) QFN	CY8C20646A-24LQXI	16 K	2 K	1	36	36	Yes	Yes	Yes
48-pin (6 × 6 × 0.6 mm) QFN (Tape and Reel)	CY8C20646A-24LQXIT	16 K	2 K	1	36	36	Yes	Yes	Yes
48-pin (7 × 7 × 1.0 mm) QFN [54]	CY8C20646A-24LTXI [54]	16 K	2 K	1	36	36	Yes	Yes	Yes
48-pin (7 × 7 × 1.0 mm) QFN (Tape and Reel) [54]	CY8C20646A-24LTXIT [54]	16 K	2 K	1	36	36	Yes	Yes	Yes
48-pin (6 × 6 × 0.6 mm) QFN	CY8C20666A-24LQXI	32 K	2 K	1	36	36	Yes	Yes	Yes
48-pin (6 × 6 × 0.6 mm) QFN (Tape and Reel)	CY8C20666A-24LQXIT	32 K	2 K	1	36	36	Yes	Yes	Yes
48-pin (7 × 7 × 1.0 mm) QFN [54]	CY8C20666A-24LTXI [54]	32 K	2 K	1	36	36	Yes	Yes	Yes
48-pin (7 × 7 × 1.0 mm) QFN [54]	CY8C20666AS-24LTXI [54]	32 K	2 K	1	36	36	Yes	Yes	Yes
48-pin (7 × 7 × 1.0 mm) QFN (Tape and Reel) [54]	CY8C20666A-24LTXIT [54]	32 K	2 K	1	36	36	Yes	Yes	Yes
48-pin (7 × 7 × 1.0 mm) QFN (Tape and Reel) [54]	CY8C20666AS-24LTXIT [54]	32 K	2 K	1	36	36	Yes	Yes	Yes
48-pin (7 × 7 × 1.0 mm) QFN (OCD) [53]	CY8C20066A-24LTXI [53]	32 K	2 K	1	36	36	Yes	Yes	Yes
30-ball WLCSP	CY8C20746A-24FDXC	16 K	1 K	1	27	27	Yes	No	Yes
30-ball WLCSP (Tape and Reel)	CY8C20746A-24FDXCT	16 K	1 K	1	27	27	Yes	No	Yes
30-ball WLCSP	CY8C20766A-24FDXC	32 K	2 K	1	27	27	Yes	No	Yes
30-ball WLCSP (Tape and Reel)	CY8C20766A-24FDXCT	32 K	2 K	1	27	27	Yes	No	Yes
24-pin (4 × 4 × 0.6 mm) QFN	CY8C20336AN-24LQXI	8 K	1 K	1	20	20	Yes	No	No
24-pin (4 × 4 × 0.6 mm) QFN (Tape and Reel)	CY8C20336AN-24LQXIT	8 K	1 K	1	20	20	Yes	No	No
32-pin (5 × 5 × 0.6 mm) QFN	CY8C20436AN-24LQXI	8 K	1 K	1	28	28	Yes	No	No
32-pin (5 × 5 × 0.6 mm) QFN (Tape and Reel)	CY8C20436AN-24LQXIT	8 K	1 K	1	28	28	Yes	No	No
48-pin (7 × 7 × 1.0 mm) QFN <sup>[54]</sup>	CY8C20636AN-24LTXI [54]	8 K	1 K	1	36	36	Yes	No	No
48-pin (7 × 7 × 1.0 mm) QFN (Tape and Reel) [54]	CY8C20636AN-24LTXIT [54]	8 K	1 K	1	36	36	Yes	No	No



Table 41. PSoC Device Key Features and Ordering Information (continued)

Package	Ordering Code	Flash (Bytes)	SRAM (Bytes)	CapSense Blocks	Digital I/O Pins	Analog Inputs <sup>[53]</sup>	XRES Pin	USB	ADC
16-pin (3 × 3 × 0.6 mm) QFN (no E-Pad)	CY8C20246AS-24LKXI	16 K	2 K	1	13	13	Yes	No	Yes
16-pin (3 × 3 × 0.6 mm) QFN (no E-Pad, Tape and Reel)	CY8C20246AS-24LKXIT	16 K	2 K	1	13	13	Yes	No	Yes
24-pin (4 × 4 × 0.6 mm) QFN	CY8C20346AS-24LQXI	16 K	2 K	1	20	20	Yes	No	Yes
24-pin (4 × 4 × 0.6 mm) QFN (Tape and Reel)	CY8C20346AS-24LQXIT	16 K	2 K	1	20	20	Yes	No	Yes
32-pin (5 × 5 × 0.6 mm) QFN	CY8C20446AS-24LQXI	16 K	2 K	1	28	28	Yes	No	Yes
32-pin (5 × 5 × 0.6 mm) QFN (Tape and Reel)	CY8C20446AS-24LQXIT	16 K	2 K	1	28	28	Yes	No	Yes
32-pin (5 × 5 × 0.6 mm) QFN	CY8C20466AS-24LQXI	32 K	2 K	1	28	28	Yes	No	Yes
32-pin (5 × 5 × 0.6 mm) QFN (Tape and Reel)	CY8C20466AS-24LQXIT	32 K	2 K	1	28	28	Yes	No	Yes
48-pin (6 × 6 × 0.6 mm) QFN	CY8C20666AS-24LQXI	32 K	2 K	1	36	36	Yes	Yes	Yes
48-pin (6 × 6 × 0.6 mm) QFN (Tape and Reel)	CY8C20666AS-24LQXIT	32 K	2 K	1	36	36	Yes	Yes	Yes
48-pin (7 × 7 × 1.0 mm) QFN [54]	CY8C20666AS-24LTXI [54]	32 K	2 K	1	36	36	Yes	Yes	Yes
48-pin (7 × 7 × 1.0 mm) QFN (Tape and Reel) [54]	CY8C20666AS-24LTXIT [54]	32 K	2 K	1	36	36	Yes	Yes	Yes
48-pin (6 × 6 × 0.6 mm) QFN	CY8C20646AS-24LQXI	16 K	2 K	1	36	36	Yes	Yes	Yes
48-pin (6 × 6 × 0.6 mm) QFN (Tape and Reel)	CY8C20646AS-24LQXIT	16 K	2 K	1	36	36	Yes	Yes	Yes
48-pin (7 × 7 × 1.0 mm) QFN [54]	CY8C20646AS-24LTXI [54]	16 K	2 K	1	36	36	Yes	Yes	Yes
48-pin (7 × 7 × 1.0 mm) QFN (Tape and Reel) [54]	CY8C20646AS-24LTXIT [54]	16 K	2 K	1	36	36	Yes	Yes	Yes

# **Ordering Code Definitions**



#### Notes

53. Dual-function Digital I/O Pins also connect to the common analog mux.

54. Not Recommended for New Designs.



# Acronyms

Table 42. Acronyms Used in this Document

Table 42. Acronyms Used in this Document					
Acronym	Description				
AC	alternating current				
ADC	analog-to-digital converter				
API	application programming interface				
CMOS	complementary metal oxide semiconductor				
CPU	central processing unit				
DAC	digital-to-analog converter				
DC	direct current				
EOP	end of packet				
FSR	full scale range				
GPIO	general purpose input/output				
GUI	graphical user interface				
I <sup>2</sup> C	inter-integrated circuit				
ICE	in-circuit emulator				
IDAC	digital analog converter current				
ILO	internal low speed oscillator				
IMO	internal main oscillator				
I/O	input/output				
ISSP	in-system serial programming				
LCD	liquid crystal display				
LDO	low dropout (regulator)				
LSB	least-significant bit				
LVD	low voltage detect				
MCU	micro-controller unit				
MIPS	mega instructions per second				
MISO	master in slave out				
MOSI	master out slave in				
MSB	most-significant bit				
OCD	on-chip debugger				
POR	power on reset				
PPOR	precision power on reset				
PSRR	power supply rejection ratio				
PWRSYS	power system				
PSoC <sup>®</sup>	Programmable System-on-Chip				
SLIMO	slow internal main oscillator				
SRAM	static random access memory				
SNR	signal to noise ratio				
QFN	quad flat no-lead				
SCL	serial I2C clock				
SDA	serial I2C data				
SDATA	serial ISSP data				
SPI	serial peripheral interface				
SS	slave select				
SSOP	shrink small outline package				
TC	test controller				
USB	universal serial bus				
USB D+	USB Data+				
USB D-	USB Data-				
WLCSP	wafer level chip scale package				
XTAL	crystal				
	0.7000				

### **Reference Documents**

- Technical reference manual for CY8C20xx6 devices
- In-system Serial Programming (ISSP) protocol for 20xx6 (AN2026C)
- Host Sourced Serial Programming for 20xx6 devices (AN59389)

# **Document Conventions**

#### **Units of Measure**

Table 43. Units of Measure

Symbol	Unit of Measure			
°C	degree Celsius			
dB	decibels			
fF	femtofarad			
g	gram			
Hz	hertz			
KB	1024 bytes			
Kbit	1024 bits			
KHz	kilohertz			
Ksps	kilo samples per second			
kΩ	kilohm			
MHz	megahertz			
MΩ	megaohm			
μΑ	microampere			
μF	microfarad			
μН	microhenry			
μS	microsecond			
μW	microwatt			
mA	milliampere			
ms	millisecond			
mV	millivolt			
nA	nanoampere			
nF	nanofarad			
ns	nanosecond			
nV	nanovolt			
W	ohm			
pA	picoampere			
pF	picofarad			
рр	peak-to-peak			
ppm	parts per million			
ps	picosecond			
sps	samples per second			
S	sigma: one standard deviation			
V	volt			
W	watt			

Document Number: 001-54459 Rev. \*O Page 43 of 47



# CY8C20X36A/46A/66A/96A/46AS/66AS

#### **Numeric Naming**

Hexadecimal numbers are represented with all letters in uppercase with an appended lowercase 'h' (for example, '14h' or '3Ah'). Hexadecimal numbers may also be represented by a '0x' prefix, the C coding convention. Binary numbers have an appended lowercase 'b' (for example, 01010100b' or '01000011b'). Numbers not indicated by an 'h', 'b', or 0x are decimal.

# **Glossary**

Crosspoint connection Connection between any GPIO combination via analog multiplexer bus.

Differential non-linearity Ideally, any two adjacent digital codes correspond to output analog voltages that are exactly

one LSB apart. Differential non-linearity is a measure of the worst case deviation from the

ideal 1 LSB step.

Hold time Hold time is the time following a clock event during which the data input to a latch or flip-flop

must remain stable in order to guarantee that the latched data is correct.

I<sup>2</sup>C It is a serial multi-master bus used to connect low speed peripherals to MCU.

Integral nonlinearity It is a term describing the maximum deviation between the ideal output of a DAC/ADC and

the actual output level.

Latch-up current Current at which the latch-up test is conducted according to JESD78 standard (at 125

degree Celsius)

Power supply rejection ratio (PSRR) The PSRR is defined as the ratio of the change in supply voltage to the corresponding

change in output voltage of the device.

Scan The conversion of all sensor capacitances to digital values.

Setup time Period required to prepare a device, machine, process, or system for it to be ready to

function.

Signal-to-noise ratio The ratio between a capacitive finger signal and system noise.

SPI Serial peripheral interface is a synchronous serial data link standard.



# **Document History Page**

Rev.	ECN	Orig. of Change	Submission Date	Description of Change
**	2737924	SNV	07/14/09	New silicon and document
*A	2764528	MATT	09/16/2009	Updated AC Chip Level Specifications Updated ADC User Module Electrical Specifications table Added Note 5. Added SR <sub>POWER UP</sub> parameter. Updated Ordering information. Updated Capacitance on Crystal Pins
*B	2803229	VZD	11/10/09	Added Contents on page 3. Added Note 6 on page 20. Edited Features section to include reference to Incremental ADC.
*C	2846083	DST / KEJO	01/12/2010	Updated AC Programming Specifications on page 30 per CDT 56531. Updated Idd typical values in DC Chip-Level Specifications on page 20. Added 30-pin WLCSP pin and package details. Added Contents on page 2.
*D	2935141	KEJO / ISW / SSHH	03/05/2010	Updated Features on page 1. Added SmartSense on page 4. Updated PSoC® Functional Overview on page 4. Removed SNR statement regarding on page 4 (Analog Multiplexer section). Updated on page 7 with the I2C enhanced slave interface point. Removed references to "system level" in Designing with PSoC Designer on page 8. Changed TC CLK and TC DATA to ISSP CLK and ISSP DATA respectively in all the pinouts. Modified notes in Pinouts. Updated 30-ball pin diagram. Removed IMO frequency trim options diagram in Electrical Specifications or page 19. Updated and formatted values in DC and AC specifications. Updated Ordering information table. Updated 48-pin SSOP package diagram. Added 30-Ball WLCSP package spe 001-50669. Removed AC Analog Mux Bus Specifications section. Added SPI Master and Slave mode diagrams. Modified Definition for Timing for Fast/Standard Mode on the I2C Bus on page 28. Updated Thermal Impedances on page 37. Combined Development Tools with Development Tool Selection on page 38. Removed references to "system level". Updated Evaluation Tools on page 38. Added Ordering Code Definitions on page 42. Updated Acronyms on page 43. Added Glossary and Reference Documents on page 43. Changed datasheet status from Preliminary to Final
*E	3043291	SAAC	09/30/10	Change: Added the line "Supports SmartSense" in the "Low power CapSense block" bullet in the Features section. Impact: Helps to know that this part has the feature of Auto Tuning. Change: Replaced pod MPNs. Areas affected: Foot kit column of table 37. Change: Template and Styles update. Areas affected: Entire datasheet. Impact: Datasheet adheres to Cypress standards.
*F	3071632	JPX	10/26/10	In Table 36 on page 33, modified $t_{LOW}$ and $t_{HIGH}$ min values to 42. Updated $t_{SS\ HIGH}$ min value to 50; removed max value.



# **Document History Page** (continued)

Ocument Title: CY8C20X36A/46A/66A/96A/46AS/66AS, 1.8 V CapSense <sup>®</sup> Controller with SmartSense™ Auto-tuning Ocument Number: 001-54459						
Rev.	ECN	Orig. of Change	Submission Date	Description of Change		
*G	3247491	TTO/JPM/ ARVM/BVI	06/16/11	Add 4 new parameters to Table 14 on page 21, and 2 new parameters to Table 15 on page 22. Changed Typ values for the following parameters: $I_{DD24}$ , $I_{DD12}$ , $I_{DD6}$ , $V_{OSLPC}$ Added footnote # 31 and referred it to pin numbers 1, 14, 15, 42, and 43 under Table 10 on page 18. Added footnote # 34 and referred it to parameter $V_{IOZ}$ under Table 11 on page 19. Added " $t_{JIT\_IMO}$ " parameter to Table 27 on page 27. Included footnote # 44 and added reference to $t_{JIT\_IMO}$ specification under Table 27 on page 27. Updated Solder Reflow Specifications on page 37 as per specs 25-00090 and 25-00103. $I_{SB0}$ Max value changed from 0.5 $\mu$ A to 1.1 $\mu$ A in Table 13 on page 20. Added Table 26 on page 26. Updated part numbers for "SmartSense_EMC" enabled CapSense controller		
*H	3367332	BTK / SSHH / JPM / TTO / VMAD	09/09/11	Added parameter "t <sub>OS</sub> " to Table 27 on page 27. Added parameter "l <sub>SBI2C</sub> " to Table 13 on page 20. Added Table 24 on page 26. Added Table 25 on page 26. Replaced text "Port 2 or 3 pins" with "Port 2 or 3 or 4 pins" in Table 14, Table 15 Table 16, and Table 28.		
*	3371807	MATT	09/30/2011	Updated Packaging Information (Updated the next revision package outline for Figure 20, Figure 23 and included a new package outline Figure 25). Updated Ordering Information (Added new part numbers CY8C20636A-24LQXI, CY8C20636A-24LQXIT, CY8C20646A-24LQXI, CY8C20646A-24LQXIT, CY8C20666A-24LQXIT, CY8C20666A-24LQXIT, CY8C20666AS-24LQXIT, CY8C20646AS-24LQXIT, CY8C20646AS-24LQXIT, CY8C20646AS-24LQXIT). Updated in new template.		
*J	3401666	MATT	10/11/2011	No technical updates.		
*K	3414479	KPOL	10/19/2011	Removed clock stretching feature on page 1. Removed I <sup>2</sup> C enhanced slave interface point from Additional System Resources.		
*L	3452591	BVI / UDYG	12/01/2011	Changed document title. Updated DC Chip-Level Specifications table. Updated Solder Reflow Specifications section. Updated Getting Started and Designing with PSoC Designer sections. Included Development Tools section. Updated Software under Development Tool Selection section.		
*M	3473330	ANBA	12/22/2011	Updated DC Chip-Level Specifications under Electrical Specifications (updated maximum value of I <sub>SB0</sub> parameter from 1.1 μA to 1.05 μA).		
*N	3587003	DST	04/16/2012	Added note for WLCSP package on page 1.  Added Sensing inputs to pin table captions.  Updated Conditions for DC Reference Buffer Specifications.  Updated t <sub>JIT IMO</sub> description in AC Chip-Level Specifications.  Added note for t <sub>VDDWAIT</sub> , t <sub>VDDXRES</sub> , t <sub>ACQ</sub> , and t <sub>XRESINI</sub> specs.  Removed WLCSP package outline.		
*0	3638569	BVI	06/06/2012	Updated F <sub>SCLK</sub> parameter in the Table 36, "SPI Slave AC Specifications," on page 33. Changed t <sub>OUT_HIGH</sub> to t <sub>OUT_H</sub> in Table 35, "SPI Master AC Specifications," on page 32. Updated package diagram 001-57280 to *C revision.		



# CY8C20X36A/46A/66A/96A/46AS/66AS

# Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### **Products**

Automotive cypress.com/go/automotive Clocks & Buffers cypress.com/go/clocks Interface cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/powerpsoc

cypress.com/go/plc
Memory cypress.com/go/memory
Optical & Image Sensing cypress.com/go/image
PSoC cypress.com/go/psoc
Touch Sensing cypress.com/go/touch
USB Controllers cypress.com/go/USB
Wireless/RF cypress.com/go/wireless

#### **PSoC Solutions**

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2009-2012. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 001-54459 Rev. \*O Revised June 15, 2012

Page 47 of 47