

#### **Document Title**

#### 256K x 16Bit Multiplexed Single Transistor RAM

### **Revision History**

Revision No.	History		Draft Date	Remark
0.0	Initial Draft		December 21 , 2006	Preliminary
0.1	1'st Revision	Add to pad coordinate	March 07, 2007	Preliminary
0.2	2'nd Revision	Product code chang from EM742SP16AW to EM742SP16	March 20, 2007	Preliminary
0.3	3'rd Revision	Valid address change from A18 to A17	March 28, 2007	Priliminary
0.4	4' th Revision	Remove configure register sets at functional descripition table	May 9, 2007	Priliminary

### **Emerging Memory & Logic Solutions Inc.**

4F Korea Construction Financial Cooperative B/D, 301-1 Yeon-Dong, Jeju-Si, Jeju-Do, Rep.of Korea Zip Code: 690-717 Tel: +82-64-740-1700 Fax: +82-64-740-1749~1750 / Homepage: www.emlsi.com

The attached data sheets are provided by EMLSI reserve the right to change the specifications and products. EMLSI will answer to your questions about device. If you have any questions, please contact the EMLSI office.

## EM742SP16 256Kx16 Multiplexed STRAM



### 256K x16 Bit Multiplexed Single Transistor RAM

## EM742SP16 256Kx16 Multiplexed STRAM

### FEATURES

- Process Technology : 0.13µm CMOS process
- Organization :256K x16
- Power Supply Voltage : 1.7~1.9V
- Multiplexed address and data bus
- Three state outputs
- Auto TCSR for power saving


### **GENERAL WAFER SPECIFICATIONS**

- Deep trench process
- 3 Metal layers including local inter-connection
- Wafer diameter : 8-inch

### PAD DESCRIPTION

Name	Function	Name	Function
/CS	Chip select inputs	/LB	Lower byte (ADQ <sub>0~7</sub> )
/OE	Output enable input	/UB	Upper byte (ADQ <sub>8~15</sub> )
/WE	Write enable input	VCC	Power supply
/AVD	Address valid input	VCCQ	I/O Power supply
ADQ <sub>i</sub>	Address/Data In-out	VSS(Q)	Ground
A <sub>i</sub>	Address inputs	NC	No connection

### FUNCTION BLOCK DIAGRAM





## ABSOLUTE MAXIMUM RATINGS <sup>1)</sup>

Parameter	Symbol	Minimum	Unit
Voltage on Any Pin Relative to Vss	V <sub>IN</sub> , V <sub>OUT</sub>	-0.2 to V <sub>CCQ</sub> +0.3V	V
Voltage on Vcc supply relative to Vss	$V_{CC}, V_{CCQ}$	-0.2 <sup>2)</sup> to 2.5V	V
Power Dissipation	PD	1.0	W
Storage Temperature	T <sub>STG</sub>	-65 to 150	°C
Operating Temperature	T <sub>A</sub>	-25 to 85	°C

1. Stresses greater than those listed above "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation should be restricted to recommended operating condition. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. Undershoot at power-off : -1.0V in case of pulse width  $\leq$  20ns

### **FUNCTIONAL DESCRIPTION**

CS	OE	WE	LB	UB	AVD	ADQ <sub>0~15</sub>	A <sub>16</sub> ~A <sub>17</sub>	Mode	Power
Н	Х	Х	Х	Х	Х	High-Z	Х	Deselected	Stand by
L	Н	Н	Х	Х	Н	High-Z	Х	Output Disabled	Active
L	Х	Х	Н	Н	Х	High-Z	Х	Output Disabled	Active
L	Н	Н	Н	Н	L	Add. Input	Add. Input	Address Input	Active
L	L	Н	L	Н	Н	Data Out	Х	Lower Byte Read	Active
L	L	Н	Н	L	Н	Data Out	Х	Upper Byte Read	Active
L	L	Н	L	L	Н	Data Out	Х	Word Read	Active
L	Н	L	L	Н	Н	Data In	Х	Lower Byte Write	Active
L	Н	L	Н	L	Н	Data In	Х	Upper Byte Write	Active
L	Н	L	L	L	Н	Data In	Х	Word Write	Active

Note: X means don't care. (Must be low or high state)



## **RECOMMENDED DC OPERATING CONDITIONS**<sup>1)</sup>

Parameter	Symbol	Min	Тур	Max	Unit
Cupply voltage	V <sub>CC</sub>	1.7	1.8	1.9	V
Supply voltage	V <sub>CCQ</sub>	1.7	1.8	1.9	V
Ground	V <sub>SS</sub> , V <sub>SSQ</sub>	0	0	0	V
Input high voltage	V <sub>IH</sub>	V <sub>CCQ</sub> - 0.4	-	$V_{CCQ} + 0.2^{2)}$	V
Input low voltage	V <sub>IL</sub>	-0.2 <sup>3)</sup>	-	0.4	V

1. T\_A= -25 to 85°C, otherwise specified 2. Overshoot: Vcc +1.0 V in case of pulse width  $\leq$  20ns

3. Undershoot: -1.0 V in case of pulse width  $\leq$  20ns

4. Overshoot and undershoot are sampled, not 100% tested.

# $\textbf{CAPACITANCE}^{1)} \quad (f = 1 MHz, T_A = 25^{o}C)$

Item	Symbol	Test Condition	Min	Мах	Unit
Input capacitance	C <sub>IN</sub>	V <sub>IN</sub> =0V	-	8	pF
Input/Output capacitance	C <sub>IO</sub>	V <sub>IO</sub> =0V	-	10	pF

1. Capacitance is sampled, not 100% tested

## DC AND OPERATING CHARACTERISTICS

Parameter	Symbol	Test Conditions		Min	Тур	Max	Unit
Input leakage current	ILI	$V_{\text{IN}} = V_{\text{SS}}$ to $V_{\text{CCQ}}$ , $V_{\text{CC}} = V_{\text{CCmax}}$		-1	-	1	uA
Output leakage current	I <sub>LO</sub>	$      \overline{CS} = V_{IH} \text{ or } \overline{OE} = V_{IH} \text{ or } \overline{WE} = V_{IL} , $ $       V_{IO} = V_{SS} \text{ to } V_{CCQ} , V_{CC=} V_{CCmax} $		-1	-	1	uA
Average energing current	I <sub>CC1</sub>	$\label{eq:cycle time} \begin{array}{c} Cycle \mbox{ time=1}\mu\mbox{s}, \mbox{ 100\% duty},  I_{IO}\mbox{=}0\mbox{ 0.2V}, \\ \hline CS \mbox{=} 0.2 \mbox{V},  V_{IN} \mbox{=} 0.2 \mbox{V} \mbox{ or } V_{IN} \mbox{=} V_{CCQ}\mbox{-} 0.2 \mbox{V} \end{array}$		-	-	3	mA
Average operating current	I <sub>CC2</sub>	$\label{eq:cycle} \frac{Cycle time = Min, \ I_{IO} = 0mA, \ 100\% \ duty,}{\overline{CS} = V_{IL}, \ V_{IN} = V_{IL} \ or \ V_{IH}}$		-	-	25	mA
Output low voltage	V <sub>OL</sub>	$I_{OL} = 0.1 \text{mA}, V_{CC=} V_{CCmin}$	$I_{OL} = 0.1 \text{mA}, V_{CC} = V_{CCmin}$		-	0.1	V
Output high voltage	V <sub>OH</sub>	$I_{OH} = -0.1 \text{mA}, V_{CC=} V_{CCmin}$		V <sub>CCQ</sub> -0.1	-	-	V
Standby Current (CMOS)	I <sub>SB1</sub>	$\label{eq:cs_vccq} \begin{split} \overline{CS}_{\geq} V_{CCQ} \text{-} 0.2 \text{V},  & \text{Other inputs} = 0 \sim V_{CCQ} \\ (\text{Typ. condition} : V_{CC} \text{=} 1.8 \text{V} @ 25^{\circ} \text{C}) \\ (\text{Max. condition} : V_{CC} \text{=} 1.9 \text{V} @ 85^{\circ} \text{C}) \end{split}$	LL	-	-	60	uA

1. Maximum Icc specifications are tested with  $V_{CC} = V_{CCmax}$ .

Emerging Memory & Logic Solutions Inc.


EM742SP16 256Kx16 Multiplexed STRAM

### **AC OPERATING CONDITIONS**

Test Conditions (Test Load and Test Input/Output Reference)

Input Pulse Level : 0.2V to  $V_{CCQ}$ -0.2V Input Rise and Fall Time : 5ns Input and Output reference Voltage :  $V_{CCQ}/2$ Output Load (See right) :  $CL^{1)} = 30pF$ 

1. Including scope and Jig capacitance



## AC CHARACTERISTICS ( $V_{cc} = 1.7$ to 1.9V, Gnd = 0V, $T_A = -25C$ to $+85^{\circ}C$ )

	Demonstruktion	Symbol	Sp			
	Parameter List	Symbol	Min	Max	Unit	
	AVD Low pulse	t <sub>AVD</sub>	15	1000	ns	
Common	Address setup to AVD rising edge	t <sub>AVDS</sub>	15	-	ns	
	Address hold from AVD rising edge	t <sub>AVDH</sub>	5	-	ns	
	Chip enable setup to AVD rising edge	t <sub>CSS</sub>	7	-	ns	
	AVD low to data valid time	t <sub>ACC1</sub>	-	70	ns	
	Address access time	t <sub>ACC2</sub>	-	70	ns	
	Chip enable to data output	t <sub>ACC3</sub>	-	70	ns	
	Address disable to output enable	t <sub>ADOE</sub>	0	-	ns	
	Output enable to valid output	t <sub>OE</sub>	-	25	ns	
Read	UB, LB enable to data output	t <sub>UBLBA</sub>	-	25	ns	
	UB, LB enable to low-Z output	t <sub>BLZ</sub>	5	-	ns	
	Output enable to low-Z output	t <sub>OLZ</sub>	5	-	ns	
	Chip disable to high-Z output	t <sub>HZ</sub>	-	15	ns	
	UB, LB disable to high-Z output	t <sub>BHZ</sub>	-	15	ns	
	Output disable to high-Z output	t <sub>OHZ</sub>	-	15	ns	
	AVD low to end of write	t <sub>ACW1</sub>	70	-	ns	
	Address valid to end of write	t <sub>ACW2</sub>	70	-	ns	
	Chip enable to end of write	t <sub>ACW3</sub>	70	-	ns	
Write	Write pulse low	t <sub>WRL</sub>	45	-	ns	
	UB, LB valid to end of write	t <sub>BW</sub>	50	-	ns	
	Data to write time overlap	t <sub>DW</sub>	25	-	ns	
	Data hold from write time	t <sub>DH</sub>	0	-	ns	




## **Device Operaton**

The access is performed in two stages. The first stage is address latching. The first stage take place between point A and B in timing diagram. At this stage, the Chip Select( $\overline{CS}$ ) to the device is asserted. The random access is enabled either from the point the address becomes stable, the falling edge of the AVD signal or from the falling edge of the last chip select signal. The second stage is the read or write access. This takes place between points B and C in timing diagram. In case of a read access, the multiplexed address/data bus ( $ADQ_0 \sim ADQ_{15}$ ) changes its direction. It is important to notice tOE when it is dominant that the device gets into the read cycle since the address is available long before the device output is enabled.

### **Read Access**

The read access is initiated by applying the address to the multiplexed address/data bus or to the address bus over  $A_{15}$  ( $A_{16} \rightarrow A_{xx}$ ). When the address is stable, the device chip select( $\overline{CS}$ ) is set active low. At point A, the  $\overline{AVD}$  signal is taken low and the latch becomes transparent. This allows the address to be propagated to the memory array. The address is stable at the rising edge of the  $\overline{AVD}$  signal. The  $\overline{AVD}$  signal goes high at point B in which the address latch is completed. At this point the read cycle is entered. The  $\overline{OE}$  signal is set active low. This changes the direction of the bus. The status of control signals UB and LB are set according to the access. Data is read at point C.


## TIMING DIAGRAMS



### TIMING WAVEFORM OF READ CYCLE (1) ( $\overline{WE} = V_{H}$ )



## TIMING WAVEFORM OF READ CYCLE (2) ( $\overline{WE} = V_{IH}$ )




#### NOTES (READ CYCLE)

1. t<sub>HZ</sub> and t<sub>BHZ</sub> and t<sub>OHZ</sub> are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.



### Write Access

The write access is initiated by applying the address to the multiplexed address/data bus or to the address bus over  $A_{15}$  ( $A_{16} \rightarrow A_{xx}$ ). When the address is stable, the device chip select( $\overline{CS}$ ) is set active low. At point A, the  $\overline{AVD}$  signal is taken low and the latch becomes transparent. This allows the address to be propagated to the memory array. The address is stable at the rising edge of the  $\overline{AVD}$  signal. The  $\overline{AVD}$  signal goes high at point B in which the address latch is completed. At this point, the second stage of the write process is entered. Data is input to the multiplexed address/data bus. The  $\overline{WE}$  signal is set low and control signal UB and LB are set according to the access.




#### NOTES (WRITE CYCLE)

1. A write occurs during the overlap(t<sub>WRL</sub>) of low  $\overline{CS}$ , low  $\overline{WE}$  and low  $\overline{UB}$  or  $\overline{LB}$ . A write begins at the last transition among low  $\overline{CS}$  and low  $\overline{WE}$  with asserting  $\overline{UB}$  or  $\overline{LB}$  low for single byte operation or simultaneously asserting  $\overline{UB}$  and  $\overline{LB}$  low for word operation. A write ends at the earliest transition among high  $\overline{CS}$  and high  $\overline{WE}$ . The t<sub>WRL</sub> is measured from the beginning of write to the end of write.



#### TIMING WAVEFORM OF POWER UP



**NOTE**. ( POWER UP )


1. After Vcc reaches Vcc(Min.), wait 200us with CS high. Then you get into the normal operation.

## TCSR (Temperature Cotrolled Self Refresh)

The 4M STRAM can be operated with temperature controlled self-refresh. The device internal self-refresh period is controlled according as temperature change automatically.



## **MEMORY FUNCTION GUIDE**



- 1. Memory Component
- 2. Device Type
  - 6 ----- Low Power SRAM 7 ----- STRAM
- 3. Density

1	1M
2	2M
4	4M
8	8M
16	16M
32	32M
64	64M

#### 4. Function

0	Dual CS
1	Single CS
2	Multiplexed

#### 5. Technology

Blank	CMOS
F	- Full CMOS
S	- Single Transistor

#### 6. Operating Voltage

Blank	5V
V	3.3V
U	3.0V
S	2.5V
R	2.0V
Р	1.8V
0	1.5V

#### 7. Organization

8	x8 bit
16	x16 bit
32	x32 bit

8. Version

Blank	Mother die
Α	First version
В	Second version
C	Third version
D	Fourth version
-	

- E ----- Fifth version
- 9. Package

Blank	Package
W	Wafer

#### 10. Speed

45	45ns
55	55ns
70	70ns
85	85ns
90	90ns
10 1	00ns
12 1	20ns

12 -----

#### 11. Power

LL	 Low	Low	Power
		-	

- L ----- Low Power S ----- Standard Power