### DATA SHEET

# **General Description**


The 85408 is a low skew, high performance 1-to-8 Differential-to-LVDS Clock Distribution Chip. The 85408 CLK, nCLK pair can accept most differential input levels and translates them to 3.3V LVDS output levels. Utilizing Low Voltage Differential Signaling (LVDS), the 85408 provides a low power, low noise, low skew, point-to-point solution for distributing LVDS clock signals.

Guaranteed output and part-to-part skew specifications make the 85408 ideal for those applications demanding well defined performance and repeatability.

### Features

- Eight differential LVDS output pairs
- CLK/nCLK can accept the following differential input levels: LVPECL, LVDS, LVHSTL, HCSL, SSTL
- Maximum output frequency: 700MHz
- Translates any differential input signal (LVPECL, LVHSTL, SSTL, HCSL) to LVDS levels without external bias networks
- Translates any single-ended input signal to LVDS with resistor bias on nCLK input
- Output skew: 50ps (maximum)
- Part-to-part skew: 550ps (maximum)
- Propagation delay: 2.4ns (maximum)
- 3.3V operating supply
- 0°C to 70°C ambient operating temperature
- Available in lead-free (RoHS 6) package

## **Block Diagram**



# **Pin Assignment**

| nQ6 🗆 | 4  | 24 |              |
|-------|----|----|--------------|
|       | 2  | 24 | $\Pi _{nQ7}$ |
| Q6 🗆  | 2  | 23 |              |
| nQ5 🗌 | 3  | 22 | 🗆 OE         |
| Q5 🗌  | 4  | 21 | GND 🗌        |
| nQ4 🗌 | 5  | 20 | VDD          |
| Q4 🗌  | 6  | 19 | 🗆 Vdd        |
| nQ3 🗌 | 7  | 18 | 🗆 GND        |
| Q3 🗖  | 8  | 17 | 🗆 Vdd        |
| nQ2 🗌 | 9  | 16 | 🗆 CLK        |
| Q2 🗌  | 10 | 15 | nCLK         |
| nQ1 🗌 | 11 | 14 | 🗆 Q0         |
| Q1 🗌  | 12 | 13 | 🗆 nQ0        |
| 1     |    |    |              |

85408

24-Lead TSSOP 4.4mm x 7.8mm x 0.925mm package body G Package Top View

| Number     | Name            | Т      | уре      | Description  |
|------------|-----------------|--------|----------|--|
| 1, 2       | nQ6, Q6         | Output |          | Differential output pair. LVDS interface levels.   |
| 3, 4       | nQ5, Q5         | Output |          | Differential output pair. LVDS interface levels.   |
| 5, 6       | nQ4, Q4         | Output |          | Differential output pair. LVDS interface levels.   |
| 7, 8       | nQ3, Q3         | Output |          | Differential output pair. LVDS interface levels.   |
| 9, 10      | nQ2, Q2         | Output |          | Differential output pair. LVDS interface levels.   |
| 11, 12     | nQ1, Q1         | Output |          | Differential output pair. LVDS interface levels.   |
| 13, 14     | nQ0, Q0         | Output |          | Differential output pair. LVDS interface levels.   |
| 15         | nCLK            | Input  | Pullup   | Inverting differential clock input.  |
| 16         | CLK             | Input  | Pulldown | Non-inverting differential clock input.  |
| 17, 19, 20 | V <sub>DD</sub> | Power  |          | Positive supply pins.  |
| 18, 21     | GND             | Power  |          | Power supply ground.   |
| 22         | OE              | Input  | Pullup   | Output enable. Controls the enabling and disabling of outputs Qx, nQx. When HIGH, the outputs are enabled. When LOW, the outputs are in High-Impedance. LVCMOS / LVTTL interface levels. |
| 23, 24     | nQ7, Q7         | Output |          | Differential output pair. LVDS interface levels.   |

# Table 1. Pin Descriptions

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

# **Table 2. Pin Characteristics**

| Symbol                | Parameter                                     | Test Conditions | Minimum | Typical | Maximum | Units |
|-----------------------|---|-----------------|---------|---------|---------|-------|
| C <sub>IN</sub>       | Input Capacitance                             |                 |         | 4       |         | pF    |
| C <sub>PD</sub>       | Power Dissipation Capacitance<br>(per output) |                 |         | 4       |         | pF    |
| R <sub>PULLUP</sub>   | Input Pullup Resistor                         |                 |         | 51      |         | kΩ    |
| R <sub>PULLDOWN</sub> | Input Pulldown Resistor                       |                 |         | 51      |         | kΩ    |

# **Function Tables**

 Table 3A. Output Enable Function Table

| Inputs | Outputs          |  |
|--------|------------------|--|
| OE     | Q[0:7], nQ[0:7]  |  |
| 0      | High-Impedance   |  |
| 1      | Active (default) |  |

### Table 3B. Clock Input Function Table

| Inp            | Inputs         |        | puts    |                              |               |
|----------------|----------------|--------|---------|------------------------------|---------------|
| CLK            | nCLK           | Q[0:7] | nQ[0:7] | Input to Output Mode         | Polarity      |
| 0              | 1              | LOW    | HIGH    | Differential to Differential | Non-Inverting |
| 1              | 0              | HIGH   | LOW     | Differential to Differential | Non-Inverting |
| 0              | Biased; NOTE 1 | LOW    | HIGH    | Single-Ended to Differential | Non-Inverting |
| 1              | Biased; NOTE 1 | HIGH   | LOW     | Single-Ended to Differential | Non-Inverting |
| Biased; NOTE 1 | 0              | HIGH   | LOW     | Single-Ended to Differential | Inverting     |
| Biased; NOTE 1 | 1              | LOW    | HIGH    | Single-Ended to Differential | Inverting     |

NOTE 1: Please refer to the Application Information section, Wiring the Differential Input to Accept Single-Ended Levels.

# **Absolute Maximum Ratings**

NOTE: Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics or AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

| Item                                     | Rating                          |  |
|--|---------------------------------|--|
| Supply Voltage, V <sub>DD</sub>          | 4.6V                            |  |
| Inputs, V <sub>I</sub>                   | -0.5V to V <sub>DD</sub> + 0.5V |  |
| Outputs, I <sub>O</sub> (LVDS)           | 101                             |  |
| Continuos Current<br>Surge Current       | 10mA<br>15mA                    |  |
| Package Thermal Impedance, $\theta_{JA}$ | 70°C/W (0 mps)                  |  |
| Storage Temperature, T <sub>STG</sub>    | -65°C to 150°C                  |  |

# **DC Electrical Characteristics**

Table 4A. LVDS Power Supply DC Characteristics,  $V_{DD} = 3.3V \pm 5\%$ ,  $T_A = 0^{\circ}C$  to  $70^{\circ}C$ 

| Symbol          | Parameter               | Test Conditions | Minimum | Typical | Maximum | Units |
|-----------------|-------------------------|-----------------|---------|---------|---------|-------|
| V <sub>DD</sub> | Positive Supply Voltage |                 | 3.135   | 3.3     | 3.465   | V     |
| I <sub>DD</sub> | Power Supply Current    |                 |         |         | 90      | mA    |

#### Table 4B. LVCMOS/LVTTL DC Characteristics, $V_{DD} = 3.3V \pm 5\%$ , $T_A = 0^{\circ}C$ to $70^{\circ}C$

| Symbol          | Parameter          | Test Conditions                  | Minimum | Typical | Maximum               | Units |
|-----------------|--------------------|----------------------------------|---------|---------|-----------------------|-------|
| V <sub>IH</sub> | Input High Voltage |                                  | 2       |         | V <sub>DD</sub> + 0.3 | V     |
| V <sub>IL</sub> | Input Low Voltage  |                                  | -0.3    |         | 0.8                   | V     |
| I <sub>IH</sub> | Input High Current | $V_{DD} = V_{IN} = 3.465V$       |         |         | 5                     | μA    |
| IIL             | Input Low Current  | $V_{DD} = 3.465 V, V_{IN} = 0 V$ | -150    |         |                       | μA    |

### Table 4C. Differential DC Characteristics, $V_{DD} = 3.3V \pm 5\%$ , $T_A = 0^{\circ}C$ to $70^{\circ}C$

| Symbol                            | Parameter           |  | Test Conditions                                | Minimum   | Typical | Maximum                | Units |
|-----------------------------------|---------------------|--|--|-----------|---------|------------------------|-------|
|                                   | Input High Current  | CLK  | $V_{DD} = V_{IN} = 3.465V$                     |           |         | 150                    | μA    |
| ЧΗ                                | Input High Current  | nCLK   | $V_{DD} = V_{IN} = 3.465V$                     |           |         | 5                      |       |
|                                   | land to an Ormant   | CLK  | V <sub>DD</sub> = 3.465V, V <sub>IN</sub> = 0V | -5        |         |                        | μA    |
| I <sub>IL</sub> Input Low Current | nCLK                | V <sub>DD</sub> = 3.465V, V <sub>IN</sub> = 0V | -150   |           |         | μA                     |       |
| V <sub>PP</sub>                   | Peak-to-Peak Voltag | je; NOTE 1                                     |  | 0.15      |         | 1.3                    | V     |
| V <sub>CMR</sub>                  | Common Mode Inpu    | t Voltage; NOTE 1, 2                           |  | GND + 0.5 |         | V <sub>DD</sub> – 0.85 | V     |

NOTE 1: V<sub>IL</sub> should not be less than -0.3V.

NOTE 2: Common mode input voltage is defined as  $V_{IH}$ .

| Symbol                            | Parameter                                    | Test Conditions   | Minimum | Typical | Maximum | Units |
|-----------------------------------|--|-------------------|---------|---------|---------|-------|
| V <sub>OD</sub>                   | Differential Output Voltage                  | $R_L = 100\Omega$ | 250     | 400     | 600     | mV    |
| $\Delta V_{OD}$                   | V <sub>OD</sub> Magnitude Change             | $R_L = 100\Omega$ |         |         | 50      | mV    |
| V <sub>OS</sub>                   | Offset Voltage                               | $R_L = 100\Omega$ | 1.125   | 1.4     | 1.6     | V     |
| $\Delta V_{OS}$                   | V <sub>OS</sub> Magnitude Change             | $R_L = 100\Omega$ |         |         | 50      | mV    |
| l <sub>Oz</sub>                   | High Impedance Leakage                       |                   | -10     |         | +10     | μA    |
| I <sub>OFF</sub>                  | Power Off Leakage                            |                   | -1      |         | +1      | μA    |
| I <sub>OSD</sub>                  | Differential Output Short<br>Circuit Current |                   |         |         | -5.5    | mA    |
| I <sub>OS</sub> /I <sub>OSB</sub> | Output Short Circuit Current                 |                   |         |         | -12     | mA    |

#### Table 4D. LVDS DC Characteristics, $V_{DD} = 3.3V \pm 5\%$ , $T_A = 0^{\circ}C$ to $70^{\circ}C$

#### Table 5. AC Characteristics, $V_{DD} = 3.3V \pm 5\%$ , $T_A = 0^{\circ}C$ to $70^{\circ}C$

| Symbol                             | Parameter   | Test Conditions                                  | Minimum | Typical | Maximum | Units |
|------------------------------------|---|--|---------|---------|---------|-------|
| f <sub>MAX</sub>                   | Output Frequency  |  |         |         | 700     | MHz   |
| t <sub>PD</sub>                    | Propagation Delay; NOTE 1   |  | 1.6     |         | 2.4     | ns    |
| <i>t</i> jit                       | Buffer Additive Phase Jitter, RMS;<br>refer to Additive Phase Jitter<br>Section | 156.25MHz,<br>Integration Range: (12kHz – 20MHz) |         | 167     |         | fs    |
| <i>tsk</i> (o)                     | Output Skew; NOTE 2, 4  |  |         |         | 50      | ps    |
| <i>tsk</i> (pp)                    | Part-to-Part Skew; NOTE 3, 4  |  |         |         | 550     | ps    |
| t <sub>R</sub> / t <sub>F</sub>    | Output Rise/Fall Time   | 20% to 80%                                       | 50      |         | 600     | ps    |
| odc                                | Output Duty Cycle   |  | 45      |         | 55      | %     |
| t <sub>PZL,</sub> t <sub>PZH</sub> | Output Enable Time; NOTE 5  |  |         |         | 5       | ns    |
| $t_{\text{PLZ},} t_{\text{PHZ}}$   | Output Disable Time; NOTE 5   |  |         |         | 5       | ns    |

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE: All parameters measured at  $f \leq 622 MHz$  unless noted otherwise.

NOTE 1: Measured from the differential input crossing point to the differential output crossing point.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at the differential crossing point of the input to the differential output crossing point.

NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.


NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 5: These parameters are guaranteed by characterization. Not tested in production.

# **Additive Phase Jitter**

The spectral purity in a band at a specific offset from the fundamental compared to the power of the fundamental is called the *dBc Phase Noise*. This value is normally expressed using a Phase noise plot and is most often the specified plot in many applications. Phase noise is defined as the ratio of the noise power present in a 1Hz band at a specified offset from the fundamental frequency to the power value of the fundamental. This ratio is expressed in decibels (dBm) or a ratio


of the power in the 1Hz band to the power in the fundamental. When the required offset is specified, the phase noise is called a *dBc* value, which simply means dBm at a specified offset from the fundamental. By investigating jitter in the frequency domain, we get a better understanding of its effects on the desired application over the entire time record of the signal. It is mathematically possible to calculate an expected bit error rate given a phase noise plot.




Offset from Carrier Frequency (Hz)

As with most timing specifications, phase noise measurements has issues relating to the limitations of the equipment. Often the noise floor of the equipment is higher than the noise floor of the device. This is illustrated above. The device meets the noise floor of what is shown, but can actually be lower. The phase noise is dependent on the input source and measurement equipment.


# **Parameter Measurement Information**




3.3V LVDS Output Load AC Test Circuit




**Propagation Delay** 




Output Skew



**Differential Input Level** 









Output Duty Cycle/Pulse Width/Period


# Parameter Measurement Information, continued




**Output Rise/Fall Time** 




Differential Output Voltage Setup




**Differential Output Short Circuit Setup** 



**Offset Voltage Setup** 



Power Off Leakage Setup



**Output Short Circuit Current Setup** 

# **Application Information**

# Wiring the Differential Input to Accept Single-Ended Levels

*Figure 1* shows how the differential input can be wired to accept single-ended levels. The reference voltage V\_REF =  $V_{DD}/2$  is generated by the bias resistors R1, R2 and C1. This bias circuit should be located as close as possible to the input pin. The ratio of R1 and R2 might need to be adjusted to position the V\_REF in the center of the input voltage swing. For example, if the input clock swing is only 2.5V and V<sub>DD</sub> = 3.3V, V\_REF should be 1.25V and R2/R1 = 0.609.




Figure 1. Single-Ended Signal Driving Differential Input

### **Recommendations for Unused Output Pins**


### **Outputs:**

#### LVDS Outputs

All unused LVDS output pairs can be either left floating or terminated with  $100\Omega$  across. If they are left floating, there should be no trace attached.

### **Differential Clock Input Interface**

The CLK /nCLK accepts LVDS, LVPECL, LVHSTL, SSTL, HCSL and other differential signals. Both signals must meet the  $V_{PP}$  and  $V_{CMR}$  input requirements. *Figures 2A to 2F* show interface examples for the HiPerClockS CLK/nCLK input driven by the most common driver types. The input interfaces suggested here are examples only.



2A. HiPerClockS CLK/nCLK Input Driven by an IDT Open Emitter HiPerClockS LVHSTL Driver




Figure 3C. HiPerClockS CLK/nCLK Input Driven by a 3.3V LVPECL Driver




Figure 2E. HiPerClockS CLK/nCLK Input Driven by a 3.3V HCSL Driver

Please consult with the vendor of the driver component to confirm the driver termination requirements. For example, in Figure 2A, the input termination applies for IDT HiPerClockS open emitter LVHSTL drivers. If you are using an LVHSTL driver from another vendor, use their termination recommendation.




Figure 2B. HiPerClockS CLK/nCLK Input Driven by a 3.3V LVPECL Driver




Figure 2D. HiPerClockS CLK/nCLK Input Driven by a 3.3V LVDS Driver




Figure 2F. HiPerClockS CLK/nCLK Input Driven by a 2.5V SSTL Driver

### 3.3V LVDS Driver Termination

A general LVDS interface is shown in *Figure 3*. In a 100 $\Omega$  differential transmission line environment, LVDS drivers require a matched load termination of 100 $\Omega$  across near the receiver input. For a multiple

LVDS outputs buffer, if only partial outputs are used, it is recommended to terminate the unused outputs.




Figure 3. Typical LVDS Driver Termination

•

## **Power Considerations**

This section provides information on power dissipation and junction temperature for the 85408. Equations and example calculations are also provided.

#### 1. Power Dissipation.

The total power dissipation for the 85408 is the sum of the core power plus the analog power plus the power dissipated in the load(s). The following is the power dissipation for  $V_{DD} = 3.3V + 5\% = 3.465V$ , which gives worst case results.

Power (core)<sub>MAX</sub> = V<sub>DD\_MAX</sub> \* I<sub>DD\_MAX</sub> = 3.465V \* 90mA = **311.85mW** 

#### 2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS devices is 125°C.

The equation for Tj is as follows: Tj =  $\theta_{JA}$  \* Pd\_total + T<sub>A</sub>

Tj = Junction Temperature

 $\theta_{JA}$  = Junction-to-Ambient Thermal Resistance

Pd\_total = Total Device Power Dissipation (example calculation is in section 1 above)

T<sub>A</sub> = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{JA}$  must be used. Assuming no air flow and a multi-layer board, the appropriate value is 70°C/W per Table 6 below.

Therefore, Tj for an ambient temperature of 70°C with all outputs switching is:

 $70^{\circ}C + 0.312W * 70^{\circ}C/W = 91.8^{\circ}C$ . This is well below the limit of  $125^{\circ}C$ .

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer).

### Table 6. Thermal Resistance $\theta_{\text{JA}}$ for 24 Lead TSSOP, Forced Convection

| θ <sub>JA</sub> by Velocity                 |        |          |        |  |  |
|---|--------|----------|--------|--|--|
| Meters per Second                           | 0      | 1        | 2.5    |  |  |
| Multi-Layer PCB, JEDEC Standard Test Boards | 70°C/W | 65.0°C/W | 62°C/W |  |  |



### **Reliability Information**

Table 7.  $\theta_{\text{JA}}$  vs. Air Flow Table for a 24 Lead TSSOP


| θ <sub>JA</sub> by Velocity                 |        |          |        |
|---|--------|----------|--------|
| Meters per Second                           | 0      | 1        | 2.5    |
| Multi-Layer PCB, JEDEC Standard Test Boards | 70°C/W | 65.0°C/W | 62°C/W |

### **Transistor Count**

The transistor count for 85408 is: 1821 Pin compatible with SN65LVDS104

# Package Outline and Package Dimensions

Package Outline - G Suffix for 24 Lead TSSOP



| All Dimensions in Millimeters |                |            |  |
|-------------------------------|----------------|------------|--|
| Symbol                        | Minimum Maximu |            |  |
| A2                            | 0.80           | 1.05       |  |
| b                             | 0.19           | 0.30       |  |
| С                             | 0.09           | 0.20       |  |
| D                             | 7.70           | 7.90       |  |
| E                             | 6.40 Basic     |            |  |
| E1                            | 4.30           | 4.50       |  |
| е                             | 0.65 Basic     |            |  |
| L                             | 0.45           | 0.75       |  |
| α                             | 0°             | <b>8</b> ° |  |
| aaa                           |                | 0.10       |  |

Reference Document: JEDEC Publication 95, MO-153

#### Table 8. Package Dimensions

| All Dimensions in Millimeters |                 |      |  |
|-------------------------------|-----------------|------|--|
| Symbol                        | Minimum Maximum |      |  |
| N                             | 16              |      |  |
| Α                             |                 | 1.20 |  |
| A1                            | 0.05            | 0.15 |  |



# **Ordering Information**

### Table 9. Ordering Information

| Part/Order Number | Marking      | Package                   | Shipping Packaging | Temperature |
|-------------------|--------------|---------------------------|--------------------|-------------|
| 85408BGLF         | ICS85408BGLF | "Lead-Free" 24 Lead TSSOP | Tube               | 0°C to 70°C |
| 85408BGLFT        | ICS85408BGLF | "Lead-Free" 24 Lead TSSOP | Tape & Reel        | 0°C to 70°C |

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.



# **Revision History Sheet**

| Rev | Table    | Page         | Description of Change  | Date    |
|-----|----------|--------------|--|---------|
| A   | Т6<br>Т8 | 9<br>11      | Reliability Table - revised air flow from Linear Feet per Minute to Meters per Second.<br>Ordering Information Table - corrected typo in Part/Order Number from ICS8540BG to ICS85408BG. | 5/6/04  |
| А   |          | 1            | Pin Assignment - corrected package information from 300-MIL to 173-MIL.  | 8/25/04 |
| А   | Т8       | 1<br>11      | Features Section - added <i>Lead-Free</i> bullet. Corrected Block Diagram.<br>Ordering Information Table - added <i>Lead-Free</i> information.   | 4/25/05 |
| А   | Т8       | 11           | Ordering Information Table - added Lead-Free part number.  | 12/6/07 |
| В   | Τ5       | 5<br>6<br>12 | AC Characteristics Table - added Additive Phase Jitter spec.<br>Added Additive Phase Jitter Plot.<br>Added <i>Power Considerations</i> section.<br>Converted datasheet format.           | 6/24/09 |
| С   | Т9       | 1<br>14      | Features section - removed leaded device references.<br>Ordering information - removed leaded devices. PDN CQ-13-02 expired.<br>Updated datasheet format.                                | 1/5/15  |



#### **Corporate Headquarters** 6024 Silver Creek Valley Road San Jose, CA 95138 USA

Sales 1-800-345-7015 or 408-284-8200 Fax: 408-284-2775 www.IDT.com

### Tech Support

email: clocks@idt.com

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications described herein at any time and at IDT's sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology (IDT) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications, such as those requiring extended temperature ranges, high reliability or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

Integrated Device Technology, IDT and the IDT logo are registered trademarks of IDT. Product specification subject to change without notice. Other trademarks and service marks used herein, including protected names, logos and designs, are the property of IDT or their respective third party owners.

Copyright ©2015 Integrated Device Technology, Inc.. All rights reserved.