


SN54ALS29823, SN74ALS29823 9-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

SDAS146B – JANUARY 1986 – REVISED JANUARY 1995

- Functionally Equivalent to AMD's AM29823
- Provide Extra Data Width Necessary for Wider Address/Data Paths or Buses With Parity
- Outputs Have Undershoot-Protection Circuitry
- Power-Up High-Impedance State
- Buffered Control Inputs Reduce dc Loading Effects
- Package Options Include Plastic Small-Outline (DW) Packages and Standard Plastic (NT) and Ceramic (JT) 300-mil DIPs

SN54ALS29823 . . . JT PACKAGE
SN74ALS29823 . . . DW OR NT PACKAGE
(TOP VIEW)



description

These 9-bit flip-flops feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing wider buffer registers, I/O ports, bidirectional bus drivers, parity bus interfacing, and working registers.

With the clock-enable ($\overline{\text{CLKEN}}$) input low, the nine D-type edge-triggered flip-flops enter data on the low-to-high transitions of the clock (CLK) input. Taking $\overline{\text{CLKEN}}$ high disables the clock buffer, latching the outputs. The 'ALS29823 have noninverting data (D) inputs. Taking the clear ($\overline{\text{CLR}}$) input low causes the nine Q outputs to go low independently of the clock.

A buffered output-enable ($\overline{\text{OE}}$) input places the nine outputs in either a normal logic state (high or low logic levels) or a high-impedance state. The outputs also are in the high-impedance state during power-up and power-down conditions. The outputs remain in the high-impedance state while the device is powered down. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

$\overline{\text{OE}}$ does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN54ALS29823 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74ALS29823 is characterized for operation from 0°C to 70°C .

FUNCTION TABLE
(each flip-flop)

INPUTS					OUTPUT Q
$\overline{\text{OE}}$	CLR	$\overline{\text{CLKEN}}$	CLK	D	
L	L	X	X	X	L
L	H	L	$\uparrow$	H	H
L	H	L	$\uparrow$	L	L
L	H	H	X	X	Q_0
H	X	X	X	X	Z

SDAS146B – JANUARY 1986 – REVISED JANUARY 1995

Pin diagram of the 74VHC163 4-bit binary counter. The diagram shows a 16-pin package with pins 1 through 16. Pins 1, 11, 14, and 13 are inputs: 1 is EN (active low), 11 is R (active low), 14 is G1 (active low), and 13 is CLK (clock). Pins 2 and 3 are inputs: 2 is 1D and 3 is 2D. Pins 4 through 10 are inputs: 4 is 3D, 5 is 4D, 6 is 5D, 7 is 6D, 8 is 7D, 9 is 8D, and 10 is 9D. Pins 15 and 16 are outputs: 15 is 1Q and 16 is 2Q. Pins 17 through 23 are outputs: 17 is 3Q, 18 is 4Q, 19 is 5Q, 20 is 6Q, 21 is 7Q, 22 is 8Q, and 23 is 9Q. The diagram also shows the internal logic of the counter, including the 4-bit binary counter and the 4-bit shift register.

The diagram shows a 1-bit full adder circuit. The inputs are OE (1), CLR (11), CLKEN (14), CLK (13), and 1D (2). The circuit consists of an OR gate, two AND gates, a D flip-flop (labeled R, C1, 1D), and two inverters. The output is 23 1Q. A bracket indicates the output is connected to eight other channels.

SN54ALS29823, SN74ALS29823
9-BIT BUS-INTERFACE FLIP-FLOPS
WITH 3-STATE OUTPUTS

SDAS146B – JANUARY 1986 – REVISED JANUARY 1995

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage, V_{CC}	7 V
Input voltage, V_I	5.5 V
Voltage applied to a disabled high-impedance output	5.5 V
Operating free-air temperature range, T_A : SN54ALS29823	–55°C to 125°C
Storage temperature range	–65°C to 150°C

[†] Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

		SN54ALS29823			UNIT
		MIN	NOM	MAX	
V_{CC}	Supply voltage	4.5	5	5.5	V
V_{IH}	High-level input voltage	2			V
V_{IL}	Low-level input voltage			0.8	V
I_{OH}	High-level output current			–18	mA
I_{OL}	Low-level output current			32	mA
t_w	Pulse duration	CLR low		7	ns
		CLK high or low		8	
t_{su}	Setup time before CLK [↑]	CLR inactive		7	ns
		Data		4	
		CLKEN high or low		8	
t_h	Hold time after CLK [↑]	CLKEN		2	ns
		Data		4	
T_A	Operating free-air temperature	–55	25	125	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN54ALS29823			UNIT
			MIN	TYP [‡]	MAX	
V_{IK}	$V_{CC} = 4.5$ V,	$I_I = -18$ mA			–1.2	V
V_{OH}	$V_{CC} = 4.5$ V	$I_{OH} = -12$ mA	2.4	3.3		V
		$I_{OH} = -18$ mA	2			
V_{OL}	$V_{CC} = 4.5$ V,	$I_{OL} = 32$ mA		0.25	0.5	V
I_{OZH}	$V_{CC} = 5.5$ V,	$V_O = 2.4$ V			50	μA
I_{OZL}	$V_{CC} = 5.5$ V,	$V_O = 0.4$ V			–50	μA
I_I	$V_{CC} = 5.5$ V,	$V_I = 5.5$ V			0.1	mA
I_{IH}	$V_{CC} = 5.5$ V,	$V_I = 2.7$ V			20	μA
I_{IL}	$V_{CC} = 5.5$ V,	$V_I = 0.4$ V			–0.5	mA
$I_{OS}^§$	$V_{CC} = 5.5$ V,	$V_O = 0$	–75		–250	mA
I_{CC}	$V_{CC} = 5.5$ V	Outputs high			90	mA
		Outputs low			105	
		Outputs open			115	

[‡] All typical values are at $V_{CC} = 5$ V, $T_A = 25^\circ\text{C}$.

[§] Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.



SN54ALS29823, SN74ALS29823

9-BIT BUS-INTERFACE FLIP-FLOPS

WITH 3-STATE OUTPUTS

SDAS146B – JANUARY 1986 – REVISED JANUARY 1995

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	V _{CC} = MIN to MAX [†] , T _A = MIN to MAX [†]		UNIT
				SN54ALS29823		
				MIN	MAX	
t _{PLH}	CLK	Any Q	C _L = 50 pF	2	11.5	ns
t _{PHL}				2	11.5	
t _{PLH}	CLK	Any Q	C _L = 300 pF	2	21	ns
t _{PHL}				2	21	
t _{PHL}	$\overline{\text{CLR}}$	Any Q	C _L = 50 pF	1	17.5	ns
t _{PZH}	$\overline{\text{OE}}$	Any Q	C _L = 50 pF	1	17	ns
t _{PZL}				1	17	
t _{PZH}	$\overline{\text{OE}}$	Any Q	C _L = 300 pF	1	25	ns
t _{PZL}				1	29.5	
t _{PHZ}	$\overline{\text{OE}}$	Any Q	C _L = 50 pF	1	16	ns
t _{PLZ}				1	14	
t _{PHZ}	$\overline{\text{OE}}$	Any Q	C _L = 5 pF	1	12	ns
t _{PLZ}				1	11	

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[‡]

Supply voltage, V _{CC}	7 V
Input voltage, V _I	5.5 V
Voltage applied to a disabled 3-state output	5.5 V
Operating free-air temperature range, T _A : SN74ALS29823	0°C to 70°C
Storage temperature range	–65°C to 150°C

[‡] Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

		SN74ALS29823			UNIT
		MIN	NOM	MAX	
V _{CC}	Supply voltage	4.75	5	5.25	V
V _{IH}	High-level input voltage	2			V
V _{IL}	Low-level input voltage			0.8	V
I _{OH}	High-level output current			–24	mA
I _{OL}	Low-level output current			48	mA
t _w	Pulse duration	$\overline{\text{CLR}}$ low	5		ns
		CLK high or low	5		
t _{su}	Setup time before CLK [↑]	$\overline{\text{CLR}}$ inactive	5		ns
		Data	2		
		$\overline{\text{CLKEN}}$ high or low	6		
t _h	Hold time after CLK [↑]	$\overline{\text{CLKEN}}$	0		ns
		Data	2		
T _A	Operating free-air temperature	0	25	70	°C



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54ALS29823, SN74ALS29823
9-BIT BUS-INTERFACE FLIP-FLOPS
WITH 3-STATE OUTPUTS

SDAS146B – JANUARY 1986 – REVISED JANUARY 1995

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN74ALS29823			UNIT
		MIN	TYP†	MAX	
V_{IK}	$V_{CC} = 4.75\text{ V}$, $I_I = -18\text{ mA}$			-1.2	V
V_{OH}	$V_{CC} = 4.75\text{ V}$, $I_{OH} = -15\text{ mA}$	2.4	3.3		V
	$I_{OH} = -24\text{ mA}$	2	3.1		
V_{OL}	$V_{CC} = 4.75\text{ V}$, $I_{OL} = 48\text{ mA}$		0.35	0.5	V
I_{OZH}	$V_{CC} = 5.25\text{ V}$, $V_O = 2.4\text{ V}$			20	μA
I_{OZL}	$V_{CC} = 5.25\text{ V}$, $V_O = 0.4\text{ V}$			-20	μA
I_I	$V_{CC} = 5.25\text{ V}$, $V_I = 5.5\text{ V}$			0.1	mA
I_{IH}	$V_{CC} = 5.25\text{ V}$, $V_I = 2.7\text{ V}$			20	μA
I_{IL}	$V_{CC} = 5.25\text{ V}$, $V_I = 0.4\text{ V}$			-0.2	mA
$I_{OS}^\ddagger$	$V_{CC} = 5.25\text{ V}$, $V_O = 0$	-75		-250	mA
I_{CC}	$V_{CC} = 5.25\text{ V}$, Outputs open		80	115	mA

† All typical values are at $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$.

‡ Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

switching characteristics (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	V _{CC} = MIN to MAX [§] , T _A = MIN to MAX [§]		UNIT
				SN74ALS29823		
				MIN	MAX	
t _{PLH}	CLK	Any Q	C _L = 50 pF	2	10	ns
t _{PHL}				2	10	
t _{PLH}	CLK	Any Q	C _L = 300 pF		16	ns
t _{PHL}					16	
t _{PHL}	$\overline{\text{CLR}}$	Any Q	C _L = 50 pF		12	ns
t _{PZH}	$\overline{\text{OE}}$	Any Q	C _L = 50 pF		14	ns
t _{PZL}					14	
t _{PZH}	$\overline{\text{OE}}$	Any Q	C _L = 300 pF		20	ns
t _{PZL}					23	
t _{PHZ}	$\overline{\text{OE}}$	Any Q	C _L = 50 pF		14	ns
t _{PLZ}					12	
t _{PHZ}	$\overline{\text{OE}}$	Any Q	C _L = 5 pF		9	ns
t _{PLZ}					9	

§ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

SN54ALS29823, SN74ALS29823 9-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

SDAS146B – JANUARY 1986 – REVISED JANUARY 1995


PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT

SWITCH POSITION TABLE


TEST	S1	S2
t_{PLH}	Closed	Closed
t_{PHL}	Closed	Closed
t_{PZH}	Open	Closed
t_{PZL}	Closed	Open
t_{PHZ}	Closed	Closed
t_{PLZ}	Closed	Closed




VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
PULSE DURATIONS



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS

- NOTES: A. C_L includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.

Figure 1. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.