

150-mA, ULTRA-LOW QUIESCENT CURRENT, 1- μ A I_Q LOW-DROPOUT LINEAR REGULATOR


Check for Samples: [TPS78225-Q1](#) [TPS78227-Q1](#) [TPS78228-Q1](#) [TPS78230-Q1](#)

FEATURES

- Qualified for Automotive Applications
- Low I_Q : 1 μ A
- 150-mA Low-Dropout Regulator
- Low Dropout at 25°C: 130 mV at 150 mA
- Low Dropout at 85°C: 175 mV at 150 mA
- 4% Accuracy Over Load/Line/Temperature
- Available in Fixed Voltage Options (2.5 V, 2.7 V, 2.8 V, and 3 V) Using Innovative Factory EEPROM Programming
- Stable with a 1- μ F Ceramic Capacitor
- Thermal Shutdown and Overcurrent Protection
- CMOS Logic Level Compatible Enable Pin
- Available in DDC (TSOT23-5) or DRV (2-mm x 2-mm SON-6) Packages

APPLICATIONS

- TI [MSP430](#) Attach Applications
- Power Rails with Programming Mode



DESCRIPTION

The TPS782xx family of low-dropout regulators (LDOs) offers the benefits of ultra-low power ($I_Q = 1 \mu A$), and miniaturized packaging (2-mm x 2-mm SON).

This LDO is designed specifically for battery-powered applications where ultra-low quiescent current is a critical parameter. The TPS782, with ultra-low I_Q (1 μA), is ideal for microprocessors, memory cards, and smoke detectors.

The ultra-low power and miniaturized packaging allow designers to customize power consumption for specific applications. Consult with your local factory representative for exact voltage options and ordering information; minimum order quantities may apply.

The TPS782xx family is designed to be compatible with the TI [MSP430](#) and other similar products. The enable pin (EN) is compatible with standard CMOS logic. This LDO is stable with any output capacitor greater than 1.0 μF . Therefore, this device requires minimal board space because of miniaturized packaging and a potentially small output capacitor. The TPS782xx series also features thermal shutdown and current limit to protect the device during fault conditions. The devices have an operating temperature range of $T_J = -40^\circ C$ to $125^\circ C$. For high-performance applications that require a dual-level voltage option, consider the [TPS780 series](#), with an I_Q of 500 nA and dynamic voltage scaling.

ORDERING INFORMATION⁽¹⁾

T_J	PACKAGE ⁽²⁾		ORDERABLE PART NUMBER	TOP-SIDE MARKING
-40°C to 125°C	SON – DRV	Reel of 3000	TPS78225QDRVRQ1	NSY
			TPS78227QDRVRQ1	OFH
			TPS78228QDRVRQ1	OFI
			TPS78230QDRVRQ1	OFJ

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at [www.ti.com](#).

(2) Package drawings, thermal data, and symbolization are available at [www.ti.com/packaging](#).



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

At $T_J = -40^{\circ}\text{C}$ to 125°C , unless otherwise noted. All voltages are with respect to GND.

		TPS782xx	UNIT
Input voltage range, V_{IN}		-0.3 to +6.0	V
Enable		-0.3 to $V_{IN} + 0.3\text{V}$	V
Output voltage range, V_{OUT}		-0.3 to $V_{IN} + 0.3\text{V}$	V
Maximum output current, I_{OUT}		Internally limited	
Output short-circuit duration		Indefinite	
Total continuous power dissipation, P_{DISS}		See the Dissipation Ratings table	
ESD rating	Human body model (HBM)	2	kV
	Charged device model (CDM)	500	V
Operating junction temperature range, T_J		-40 to 125	$^{\circ}\text{C}$
Storage temperature range, T_{STG}		-55 to +150	$^{\circ}\text{C}$

- (1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.

DISSIPATION RATINGS

BOARD	PACKAGE	$R_{\theta JC}$	$R_{\theta JA}$	DERATING FACTOR ABOVE $T_A = 25^{\circ}\text{C}$	$T_A < 25^{\circ}\text{C}$	$T_A = 70^{\circ}\text{C}$	$T_A = 85^{\circ}\text{C}$
High-K ⁽¹⁾	DRV	20°C/W	65°C/W	$15.4\text{ mW}/^{\circ}\text{C}$	1540 mW	84 5mW	615 mW

- (1) The JEDEC high-K (2s2p) board used to derive this data was a 3-inch \times 3-inch, multilayer board with 1-ounce internal power and ground planes and 2-ounce copper traces on top and bottom of the board.

ELECTRICAL CHARACTERISTICS

$T_J = -40^{\circ}\text{C}$ to 125°C , $V_{IN} = V_{OUT(NOM)} + 0.5\text{ V}$ or 2.2 V , whichever is greater; $I_{OUT} = 100\text{ }\mu\text{A}$, $V_{EN} = V_{IN}$, $C_{OUT} = 1.0\text{ }\mu\text{F}$, fixed V_{OUT} test conditions (unless otherwise noted). Typical values at $T_J = 25^{\circ}\text{C}$.

PARAMETER			TPS782xx			UNIT
			MIN	TYP	MAX	
V_{IN}	Input voltage range		2.2		5.5	V
V_{OUT}	DC output accuracy	Nominal	$T_J = 25^{\circ}\text{C}$			%
		Over V_{IN} , I_{OUT} , temperature	$V_{OUT} + 0.5\text{ V} \leq V_{IN} \leq 5.5\text{ V}$, $5\text{ mA} \leq I_{OUT} \leq 150\text{ mA}$			%
$\Delta V_{OUT}/\Delta V_{IN}$	Line regulation		$V_{OUT(NOM)} + 0.5\text{ V} \leq V_{IN} \leq 5.5\text{ V}$, $I_{OUT} = 5\text{ mA}$			%
$\Delta V_{OUT}/\Delta I_{OUT}$	Load regulation		$0\text{ mA} \leq I_{OUT} \leq 150\text{ mA}$			%
V_{DO}	Dropout voltage ⁽¹⁾		$V_{IN} = 95\% V_{OUT(NOM)}$, $I_{OUT} = 150\text{ mA}$			mV
V_N	Output noise voltage		BW = 100 Hz to 100 kHz, $V_{IN} = 2.2\text{ V}$, $V_{OUT} = 1.2\text{ V}$, $I_{OUT} = 1\text{ mA}$			μV_{RMS}
I_{CL}	Output current limit		$V_{OUT} = 0.90 \times V_{OUT(NOM)}$			mA
I_{GND}	Ground pin current		$I_{OUT} = 0\text{ mA}$			μA
			$I_{OUT} = 150\text{ mA}$			μA
I_{SHDN}	Shutdown current (I_{GND})		$V_{EN} \leq 0.4\text{ V}$, $2.2\text{ V} \leq V_{IN} < 5.5\text{ V}$, $T_J = 25^{\circ}\text{C}$			nA
I_{EN}	EN pin current		$V_{EN} = 5.5\text{ V}$, $T_J = 25^{\circ}\text{C}$			nA
PSRR	Power-supply rejection ratio		$V_{IN} = 4.3\text{ V}$, $V_{OUT} = 3.3\text{ V}$, $I_{OUT} = 150\text{ mA}$			dB
			$f = 10\text{ Hz}$			dB
			$f = 100\text{ Hz}$			dB
PSRR	Power-supply rejection ratio		$f = 1\text{ kHz}$			dB
						dB
t_{STR}	Startup time ⁽²⁾		$C_{OUT} = 1.0\text{ }\mu\text{F}$, $V_{OUT} = 10\% V_{OUT(NOM)}$ to $V_{OUT} = 90\% V_{OUT(NOM)}$			μs
t_{SHDN}	Shutdown time ⁽³⁾		$I_{OUT} = 150\text{ mA}$, $C_{OUT} = 1.0\text{ }\mu\text{F}$, $V_{OUT} = 2.8\text{ V}$, $V_{OUT} = 90\% V_{OUT(NOM)}$ to $V_{OUT} = 10\% V_{OUT(NOM)}$			μs
T_{SD}	Thermal shutdown temperature		Shutdown, temperature increasing			$^{\circ}\text{C}$
			Reset, temperature decreasing			$^{\circ}\text{C}$
T_J	Operating junction temperature		–40			$^{\circ}\text{C}$


(1) V_{DO} is not measured for devices with $V_{OUT(NOM)} \leq 2.3\text{ V}$, because minimum $V_{IN} = 2.2\text{ V}$.

(2) Time from $V_{EN} = 1.2\text{ V}$ to $V_{OUT} = 90\% (V_{OUT(NOM)})$.

(3) Time from $V_{EN} = 0.4\text{ V}$ to $V_{OUT} = 10\% (V_{OUT(NOM)})$.


(4) See [Shutdown](#) in the [Application Information](#) section for more details.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATIONS

DRV PACKAGE 2mm x 2mm SON-6 (TOP VIEW)



- (1) All ground pins must be connected to ground for proper operation.
(2) It is recommended that the thermal pad be grounded.

Table 1. PIN DESCRIPTIONS

NAME	NO.	DESCRIPTION
OUT	1	Regulated output voltage pin. A small (1 μ F) ceramic capacitor is needed from this pin to ground to assure stability. See the Input and Output Capacitor Requirements in the Application Information section for more details.
NC	2	Not connected
EN	4	Driving the enable pin (EN) over 1.2 V turns ON the regulator. Driving this pin below 0.4 V puts the regulator into shutdown mode, reducing operating current to 18 nA typical.
GND	3, 5	ALL ground pins must be tied to ground for proper operation.
IN	6	Input pin. A small capacitor is needed from this pin to ground to assure stability. Typical input capacitor = 1.0 μ F. Both input and output capacitor grounds should be tied back to the IC ground with no significant impedance between them.
Thermal pad	Thermal pad	It is recommended that the thermal pad on the SON-6 package be connected to ground.

TYPICAL CHARACTERISTICS

$T_J = -40^\circ\text{C}$ to 125°C , $V_{IN} = V_{OUT(TYP)} + 0.5\text{ V}$ or 2.2 V , whichever is greater; $I_{OUT} = 100\text{ }\mu\text{A}$, $V_{EN} = V_{IN}$, $C_{OUT} = 1\text{ }\mu\text{F}$, $C_{IN} = 1\text{ }\mu\text{F}$ (unless otherwise noted)




Figure 1.




Figure 2.




Figure 3.




Figure 4.

TYPICAL CHARACTERISTICS (continued)

$T_J = -40^\circ\text{C}$ to 125°C , $V_{IN} = V_{OUT(TYP)} + 0.5\text{ V}$ or 2.2 V , whichever is greater; $I_{OUT} = 100\text{ }\mu\text{A}$, $V_{EN} = V_{IN}$, $C_{OUT} = 1\text{ }\mu\text{F}$, $C_{IN} = 1\text{ }\mu\text{F}$ (unless otherwise noted)




Figure 5.




Figure 6.




Figure 7.




Figure 8.

TYPICAL CHARACTERISTICS (continued)

$T_J = -40^{\circ}\text{C}$ to 125°C , $V_{IN} = V_{OUT(TYP)} + 0.5\text{ V}$ or 2.2 V , whichever is greater; $I_{OUT} = 100\text{ }\mu\text{A}$, $V_{EN} = V_{IN}$, $C_{OUT} = 1\text{ }\mu\text{F}$, $C_{IN} = 1\text{ }\mu\text{F}$ (unless otherwise noted)

**ENABLE PIN CURRENT
vs
INPUT VOLTAGE**
 $I_{OUT} = 100\text{ }\mu\text{A}$, $V_{OUT} = 2.7\text{ V}$
TPS78227




Figure 9.

**ENABLE PIN HYSTERESIS
vs
JUNCTION TEMPERATURE**
 $I_{OUT} = 1\text{ mA}$, TPS78227




Figure 10.

**% ΔV_{OUT}
vs
JUNCTION TEMPERATURE**
 $V_{IN} = 3.3\text{ V}$, $V_{OUT} = 2.7\text{ V (typ)}$
TPS78227




Figure 11.

**% ΔV_{OUT}
vs
JUNCTION TEMPERATURE**
 $V_{IN} = 3.7\text{ V}$, $V_{OUT} = 2.7\text{ V (typ)}$
TPS78227




Figure 12.

TYPICAL CHARACTERISTICS (continued)

$T_J = -40^{\circ}\text{C}$ to 125°C , $V_{IN} = V_{OUT(TYP)} + 0.5\text{ V}$ or 2.2 V , whichever is greater; $I_{OUT} = 100\text{ }\mu\text{A}$, $V_{EN} = V_{IN}$, $C_{OUT} = 1\text{ }\mu\text{F}$, $C_{IN} = 1\text{ }\mu\text{F}$ (unless otherwise noted)

OUTPUT SPECTRAL NOISE DENSITY

vs
FREQUENCY

$C_{IN} = 1\text{ }\mu\text{F}$, $C_{OUT} = 2.2\text{ }\mu\text{F}$, $V_{IN} = 3.2\text{ V}$
TPS78227




Figure 13.

RIPPLE REJECTION

vs
FREQUENCY

$V_{IN} = 4.2\text{ V}$, $V_{OUT} = 2.7\text{ V}$, $C_{OUT} = 2.2\text{ }\mu\text{F}$
TPS78227




Figure 14.

APPLICATION INFORMATION

APPLICATION EXAMPLES

The TPS782xx family of LDOs is factory-programmable to have a fixed output. Note that during startup or steady-state conditions, it is important that the EN pin voltage never exceed $V_{IN} + 0.3\text{ V}$.




Figure 15. Typical Application Circuit

INPUT AND OUTPUT CAPACITOR REQUIREMENTS

Although an input capacitor is not required for stability, it is good analog design practice to connect a 0.1-µF to 1.0-µF low equivalent series resistance (ESR) capacitor across the input supply near the regulator. This capacitor counteracts reactive input sources and improves transient response, noise rejection, and ripple rejection. A higher-value capacitor may be necessary if large, fast rise-time load transients are anticipated, or if the device is not located near the power source. If source impedance is not sufficiently low, a 0.1-µF input capacitor may be necessary to ensure stability.

The TPS782xx series are designed to be stable with standard ceramic capacitors with values of 1.0 µF or larger at the output. X5R- and X7R-type capacitors are best because they have minimal variation in value and ESR over temperature. Maximum ESR should be less than 1.0 Ω. With tolerance and dc bias effects, the minimum capacitance to ensure stability is 1 µF.

BOARD LAYOUT RECOMMENDATIONS TO IMPROVE PSRR AND NOISE PERFORMANCE

To improve ac performance (such as PSRR, output noise, and transient response), it is recommended that the printed circuit board (PCB) be designed with separate ground planes for V_{IN} and V_{OUT} , with each ground plane connected only at the GND pin of the device. In addition, the ground connection for the output capacitor should connect directly to the GND pin of the device. High ESR capacitors may degrade PSRR.

INTERNAL CURRENT LIMIT

The TPS782xx is internally current-limited to protect the regulator during fault conditions. During current limit, the output sources a fixed amount of current that is largely independent of output voltage. For reliable operation, the device should not be operated in a current limit state for extended periods of time.

The PMOS pass element in the TPS782xx series has a built-in body diode that conducts current when the voltage at OUT exceeds the voltage at IN. This current is not limited, so if extended reverse voltage operation is anticipated, external limiting to 5% of rated output current may be appropriate.

SHUTDOWN

The enable pin (EN) is active high and is compatible with standard and low-voltage CMOS levels. When shutdown capability is not required, EN should be connected to the IN pin, as shown in Figure 16. The TPS782xx series, with internal active output pulldown circuitry, discharges the output to within 5% V_{OUT} with a time (t) shown in Equation 1:

$$t = 3 \left[\frac{10k\Omega \times R_L}{10k\Omega + R_L} \right] \times C_{OUT} \quad (1)$$

Where:

R_L = output load resistance

C_{OUT} = output capacitance




Figure 16. Circuit Showing EN Tied High when Shutdown Capability is Not Required

DROPOUT VOLTAGE

The TPS782xx series use a PMOS pass transistor to achieve low dropout. When $(V_{IN} - V_{OUT})$ is less than the dropout voltage (V_{DO}), the PMOS pass device is in the linear region of operation and the input-to-output resistance is the $R_{DS(ON)}$ of the PMOS pass element. V_{DO} approximately scales with output current because the PMOS device behaves like a resistor in dropout. As with any linear regulator, PSRR and transient response are degraded as $(V_{IN} - V_{OUT})$ approaches dropout. This effect is shown in the Typical Characteristics section. See the application report *Understanding LDO Dropout* (SLVA207) available for download from www.ti.com.

TRANSIENT RESPONSE

As with any regulator, increasing the size of the output capacitor reduces over/undershoot magnitude but increases duration of the transient response.

ACTIVE V_{OUT} PULL-DOWN

In the TPS782xx series, the active pulldown discharges V_{OUT} when the device is off. However, the input voltage must be greater than 2.2 V for the active pulldown to work.

MINIMUM LOAD

The TPS782xx series are stable with no output load. Traditional PMOS LDO regulators suffer from lower loop gain at very light output loads. The TPS782xx employs an innovative, low-current circuit under very light or no-load conditions, resulting in improved output voltage regulation performance down to zero output current.

THERMAL INFORMATION

THERMAL PROTECTION

Thermal protection disables the device output when the junction temperature rises to approximately 160°C, allowing the device to cool. Once the junction temperature cools to approximately 140°C, the output circuitry is enabled. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit may cycle on and off again. This cycling limits the dissipation of the regulator, protecting it from damage as a result of overheating.

Any tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate heatsink. For reliable operation, junction temperature should be limited to 125°C maximum. To estimate the margin of safety in a complete design (including heatsink), increase the ambient temperature until the thermal protection is triggered; use worst-case loads and signal conditions. For good reliability, thermal protection should trigger at least 35°C above the maximum expected ambient condition of your particular application. This configuration produces a worst-case junction temperature of 125°C at the highest expected ambient temperature and worst-case load.

The internal protection circuitry of the TPS782xx series has been designed to protect against overload conditions. However, it is not intended to replace proper heatsinking. Continuously running the TPS782xx series into thermal shutdown degrades device reliability.

POWER DISSIPATION

The ability to remove heat from the die is different for each package type, presenting different considerations in the PCB layout. The PCB area around the device that is free of other components moves the heat from the device to the ambient air. Performance data for JEDEC low- and high-K boards are given in the [Dissipation Ratings](#) table. Using heavier copper increases the effectiveness in removing heat from the device. The addition of plated through-holes to heat-dissipating layers also improves the heatsink effectiveness. Power dissipation depends on input voltage and load conditions. Power dissipation (P_D) is equal to the product of the output current times the voltage drop across the output pass element (V_{IN} to V_{OUT}), as shown in [Equation 2](#):

$$P_D = (V_{IN} - V_{OUT}) \times I_{OUT} \quad (2)$$

PACKAGE MOUNTING

Solder pad footprint recommendations for the TPS782xx series are available from the Texas Instruments web site at www.ti.com through the [TPS782xx series product folders](#).

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS78225QDRVRQ1	ACTIVE	WSON	DRV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	NSY	Samples
TPS78227QDRVRQ1	ACTIVE	WSON	DRV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	OFH	Samples
TPS78228QDRVRQ1	ACTIVE	WSON	DRV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	OFI	Samples
TPS78230QDRVRQ1	ACTIVE	WSON	DRV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	OFJ	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSELETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS782-Q1 :

- Catalog: [TPS782](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product

TAPE AND REEL INFORMATION


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS78225QDRVRQ1	WSO	DRV	6	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS78227QDRVRQ1	WSO	DRV	6	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS78228QDRVRQ1	WSO	DRV	6	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS78230QDRVRQ1	WSO	DRV	6	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2

TAPE AND REEL BOX DIMENSIONS




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS78225QDRVRQ1	WSON	DRV	6	3000	200.0	183.0	25.0
TPS78227QDRVRQ1	WSON	DRV	6	3000	200.0	183.0	25.0
TPS78228QDRVRQ1	WSON	DRV	6	3000	200.0	183.0	25.0
TPS78230QDRVRQ1	WSON	DRV	6	3000	200.0	183.0	25.0



Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



4225563/A 12/2019

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.


DRV0006D

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:25X



SOLDER MASK DETAILS

4225563/A 12/2019

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
5. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.

EXAMPLE STENCIL DESIGN

DRV0006D

WSO - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD #7
88% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
SCALE:30X

4225563/A 12/2019

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (<https://www.ti.com/legal/termsofsale.html>) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2021, Texas Instruments Incorporated