



2Mb Ultra-Low Power Asynchronous CMOS SRAM

128Kx16 bit

Overview

The N02L6181A is an integrated memory device containing a 2 Mbit Static Random Access Memory organized as 131,072 words by 16 bits. The device is designed and fabricated using ON Semiconductor's advanced CMOS technology to provide both high-speed performance and ultra-low power. The base design is the same as ON Semiconductor's N02L63W3A, which is processed to operate at higher voltages. The device operates with a single chip enable ($\overline{CE}$) control and output enable ($\overline{OE}$) to allow for easy memory expansion. Byte controls ($\overline{UB}$ and $\overline{LB}$) allow the upper and lower bytes to be accessed independently. The N02L6181A is optimal for various applications where low-power is critical such as battery backup and hand-held devices. The device can operate over a very wide temperature range of -40°C to +85°C and is available in JEDEC standard packages compatible with other standard 128Kb x 16 SRAMs.

Product Family

Features

- **Single Wide Power Supply Range**
1.65 to 2.2 Volts
- **Very low standby current**
0.5μA at 1.8V (Typical)
- **Very low operating current**
1.4mA at 1.8V and 1μs (Typical)
- **Very low Page Mode operating current**
0.5mA at 1.8V and 1μs (Typical)
- **Simple memory control**
Single Chip Enable ($\overline{CE}$)
Byte control for independent byte operation
Output Enable ($\overline{OE}$) for memory expansion
- **Low voltage data retention**
Vcc = 1.2V
- **Very fast output enable access time**
30ns $\overline{OE}$ access time
- **Automatic power down to standby mode**
- **TTL compatible three-state output driver**
- **Compact space saving BGA package**

Part Number	Package Type	Operating Temperature	Power Supply (Vcc)	Speed	Standby Current (I_{SB}), Max	Operating Current (I_{CC}), Max
N02L6181AB	48 - BGA	-40°C to +85°C	1.65V - 2.2V	70 and 85ns @ 1.65V	10 μA	3 mA @ 1MHz
N02L6181AB2	Green 48-BGA					

N02L6181A

Pin Configurations

	1	2	3	4	5	6
A	$\overline{\text{LB}}$	$\overline{\text{OE}}$	A ₀	A ₁	A ₂	NC
B	I/O ₈	$\overline{\text{UB}}$	A ₃	A ₄	$\overline{\text{CE}}$	I/O ₀
C	I/O ₉	I/O ₁₀	A ₅	A ₆	I/O ₁	I/O ₂
D	V _{SS}	I/O ₁₁	NC	A ₇	I/O ₃	V _{CC}
E	V _{CC}	I/O ₁₂	NC	A ₁₆	I/O ₄	V _{SS}
F	I/O ₁₄	I/O ₁₃	A ₁₄	A ₁₅	I/O ₅	I/O ₆
G	I/O ₁₅	NC	A ₁₂	A ₁₃	$\overline{\text{WE}}$	I/O ₇
H	NC	A ₈	A ₉	A ₁₀	A ₁₁	NC


48 Pin BGA (top)
6 x 8 mm

Pin Descriptions

Pin Name	Pin Function
A ₀ -A ₁₆	Address Inputs
$\overline{\text{WE}}$	Write Enable Input
$\overline{\text{CE}}$	Chip Enable Input
$\overline{\text{OE}}$	Output Enable Input
$\overline{\text{LB}}$	Lower Byte Enable Input
$\overline{\text{UB}}$	Upper Byte Enable Input
I/O ₀ -I/O ₁₅	Data Inputs/Outputs
NC	Not Connected
V _{CC}	Power
V _{SS}	Ground

N02L6181A

Functional Block Diagram



Functional Description

$\overline{CE}$	$\overline{WE}$	$\overline{OE}$	$\overline{UB}$	$\overline{LB}$	$I/O_0 - I/O_{15}$ ¹	MODE	POWER
H	X	X	X	X	High Z	Standby ²	Standby
L	X	X	H	H	High Z	Standby ²	Standby
L	L	X ³	L ¹	L ¹	Data In	Write ³	Active
L	H	L	L ¹	L ¹	Data Out	Read	Active
L	H	H	L ¹	L ¹	High Z	Active	Active

1. When $\overline{UB}$ and $\overline{LB}$ are in select mode (low), $I/O_0 - I/O_{15}$ are affected as shown. When $\overline{LB}$ only is in the select mode only $I/O_0 - I/O_7$ are affected as shown. When $\overline{UB}$ is in the select mode only $I/O_8 - I/O_{15}$ are affected as shown.
2. When the device is in standby mode, control inputs ($\overline{WE}$, $\overline{OE}$, $\overline{UB}$, and $\overline{LB}$), address inputs and data input/outputs are internally isolated from any external influence and disabled from exerting any influence externally.
3. When $\overline{WE}$ is invoked, the $\overline{OE}$ input is internally disabled and has no effect on the circuit.

Capacitance¹

Item	Symbol	Test Condition	Min	Max	Unit
Input Capacitance	C_{IN}	$V_{IN} = 0V, f = 1 \text{ MHz}, T_A = 25^\circ\text{C}$		8	pF
I/O Capacitance	$C_{I/O}$	$V_{IN} = 0V, f = 1 \text{ MHz}, T_A = 25^\circ\text{C}$		8	pF

1. These parameters are verified in device characterization and are not 100% tested

N02L6181A

Absolute Maximum Ratings¹

Item	Symbol	Rating	Unit
Voltage on any pin relative to V _{SS}	V _{IN,OUT}	−0.3 to V _{CC} +0.3	V
Voltage on V _{CC} Supply Relative to V _{SS}	V _{CC}	−0.3 to 3.0	V
Power Dissipation	P _D	500	mW
Storage Temperature	T _{STG}	−40 to 125	°C
Operating Temperature	T _A	−40 to +85	°C
Soldering Temperature and Time	T _{SOLDER}	240°C, 10sec(Lead only)	°C

1. Stresses greater than those listed above may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Operating Characteristics (Over Specified Temperature Range)

Item	Symbol	Test Conditions	Min.	Typ ¹	Max	Unit
Supply Voltage	V _{CC}		1.65	1.8	2.2	V
Data Retention Voltage	V _{DR}	Chip Disabled ²	1.2		2.2	V
Input High Voltage	V _{IH}		0.7V _{CC}		V _{CC} +0.3	V
Input Low Voltage	V _{IL}		−0.3		0.3V _{CC}	V
Output High Voltage	V _{OH}	I _{OH} = 0.2mA	V _{CC} −0.2			V
Output Low Voltage	V _{OL}	I _{OL} = −0.2mA			0.3	V
Input Leakage Current	I _{LI}	V _{IN} = 0 to V _{CC}			0.5	μA
Output Leakage Current	I _{LO}	$\overline{OE}$ = V _{IH} or Chip Disabled			0.5	μA
Read/Write Operating Supply Current @ 1 μs Cycle Time ²	I _{CC1}	V _{CC} =2.2 V, V _{IN} =V _{IH} or V _{IL} Chip Enabled, I _{OUT} = 0		1.4	3.0	mA
Read/Write Operating Supply Current @ 70 ns Cycle Time ²	I _{CC2}	V _{CC} =2.2 V, V _{IN} =V _{IH} or V _{IL} Chip Enabled, I _{OUT} = 0		8.0	17.0	mA
Page Mode Operating Supply Current @ 70ns Cycle Time ² (Refer to Power Savings with Page Mode Operation diagram)	I _{CC3}	V _{CC} =2.2V, V _{IN} =V _{IH} or V _{IL} Chip Enabled, I _{OUT} = 0		2.0	4.0	mA
Read/Write Quiescent Operating Sup- ply Current ³	I _{CC4}	V _{CC} =2.2V, V _{IN} =V _{IH} or V _{IL} Chip Enabled, I _{OUT} = 0, f = 0			0.1	mA
Maximum Standby Current ³	I _{SB1}	V _{IN} = V _{CC} or 0V Chip Disabled t _A = 85°C, V _{CC} = 2.2 V		0.5	10.0	μA
Maximum Data Retention Current ³	I _{DR}	V _{CC} = 1.2V, V _{IN} = V _{CC} or 0 Chip Disabled, t _A = 85°C			5.0	μA


1. Typical values are measured at V_{CC}=V_{CC} Typ., T_A=25°C and are not 100% tested.

2. This parameter is specified with the outputs disabled to avoid external loading effects. The user must add current required to drive output capacitance expected in the actual system.

3. This device assumes a standby mode if the chip is disabled ($\overline{OE}$ high). In order to achieve low standby current all inputs must be within 0.2 volts of either V_{CC} or V_{SS}

N02L6181A

Power Savings with Page Mode Operation ($\overline{WE} = V_{IH}$)



Note: Page mode operation is a method of addressing the SRAM to save operating current. The internal organization of the SRAM is optimized to allow this unique operating mode to be used as a valuable power saving feature.

The only thing that needs to be done is to address the SRAM in a manner that the internal page is left open and 16-bit words of data are read from the open page. By treating addresses A0-A3 as the least significant bits and addressing the 16 words within the open page, power is reduced to the page mode value which is considerably lower than standard operating currents for low power SRAMs.

N02L6181A

Timing Test Conditions


Item	
Input Pulse Level	$0.1V_{CC}$ to $0.9V_{CC}$
Input Rise and Fall Time	5ns
Input and Output Timing Reference Levels	$0.5V_{CC}$
Output Load	CL = 30pF
Power Supply Voltage	1.65 - 2.2V
Operating Temperature	-40 to +85 °C

Timing


Item	Symbol	85ns		70ns		Units
		Min.	Max.	Min.	Max.	
Read Cycle Time	t_{RC}	85		70		ns
Address Access Time	t_{AA}		85		70	ns
Chip Enable to Valid Output	t_{CO}		85		70	ns
Output Enable to Valid Output	t_{OE}		30		25	ns
Byte Select to Valid Output	t_{LB}, t_{UB}		85		70	ns
Chip Enable to Low-Z output	t_{LZ}	10		10		ns
Output Enable to Low-Z Output	t_{OLZ}	5		5		ns
Byte Select to Low-Z Output	t_{LBZ}, t_{UBZ}	10		10		ns
Chip Disable to High-Z Output	t_{HZ}		30		25	ns
Output Disable to High-Z Output	t_{OHZ}		30		25	ns
Byte Select Disable to High-Z Output	t_{LBHZ}, t_{UBHZ}		30		25	ns
Output Hold from Address Change	t_{OH}	5		5		ns
Write Cycle Time	t_{WC}	85		70		ns
Chip Enable to End of Write	t_{CW}	50		40		ns
Address Valid to End of Write	t_{AW}	50		40		ns
Byte Select to End of Write	t_{LBW}, t_{UBW}	50		40		ns
Write Pulse Width	t_{WP}	50		40		ns
Address Setup Time	t_{AS}	0		0		ns
Write Recovery Time	t_{WR}	0		0		ns
Write to High-Z Output	t_{WHZ}		25		20	ns
Data to Write Time Overlap	t_{DW}	40		40		ns
Data Hold from Write Time	t_{DH}	0		0		ns
End Write to Low-Z Output	t_{OW}	10		10		ns

N02L6181A

Timing of Read Cycle ($\overline{CE} = \overline{OE} = V_{IL}, \overline{WE} = V_{IH}$)




Timing Waveform of Read Cycle ($\overline{WE} = V_{IH}$)




N02L6181A

Timing Waveform of Write Cycle ($\overline{\text{WE}}$ control)




Timing Waveform of Write Cycle ($\overline{\text{CE}}$ Control)



N02L6181A


44-Lead TSOP II Package (T44)



- Note:
1. All dimensions in inches (Millimeters)
 2. Package dimensions exclude molding flash

N02L6181A

Ball Grid Array Package



Dimensions (mm)

D	E	e = 0.75				BALL MATRIX TYPE
		SD	SE	J	K	
6±0.10	8±0.10	0.375	0.375	1.125	1.375	FULL

N02L6181A

Ordering Information

Part Number	Package	Shipping Method	Speed
N02L6181AB7I	Leaded 48-BGA	Tray	70ns
N02L6181AB27I	Green 48-BGA (RoHS Compliant)	Tray	70ns
N02L6181AB8I	Leaded 48-BGA	Tray	85ns
N02L6181AB28I	Green 48-BGA (RoHS Compliant)	Tray	85ns
N02L6181AB7IT	Leaded 48-BGA	Tape & Reel	70ns
N02L6181AB27IT	Green 48-BGA (RoHS Compliant)	Tape & Reel	70ns
N02L6181AB8IT	Leaded 48-BGA	Tape & Reel	85ns
N02L6181AB28IT	Green 48-BGA (RoHS Compliant)	Tape & Reel	85ns

Revision History

Revision #	Date	Change Description
A	Apr. 2003	Initial Release
B	Nov. 2005	Added TSOP II Green Pkg. , Green Pkg. Part # and RoHS Compliant
C	September 2006	Converted to AMI Semiconductor
4	July 2008	Converted to ON Semiconductor and new part numbers

ON Semiconductor and  are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor
PO Box 5163, Denver, Colorado 80217 USA
Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada
Europe, Middle East & Africa Technical Support: Phone 421-33-790-2910
Japan Customer Focus Center:
Phone 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: <http://www.onsemi.com/orderlit>

For additional information, please contact your local Sales Representative