

Fixed Frequency, 99% Duty Cycle Peak Current Mode Notebook System Power Controller

Check for Samples: TPS51220A

FEATURES

- Input Voltage Range: 4.5 V to 32 V
- Output Voltage Range: 1 V to 12 V
- **Selectable Light Load Operation** (Continuous / Auto Skip / Out-Of-Audio™ Skip)
- **Programmable Droop Compensation**
- Voltage Servo Adjustable Soft Start
- 200-kHz to 1-MHz Fixed-Frequency PWM
- Selectable Current/ D-CAP™ Mode **Architecture**
- 180° Phase Shift Between Channels
- Resistor or Inductor DCR Current Sensing
- **Adaptive Zero Crossing Circuit**

- **Powergood Output for Each Channel**
- OCL/OVP/UVP/UVLO Protections (OVP Disable Option)
- Thermal Shutdown (Non-Latch)
- **Output Discharge Function (Disable Option)**
- **Integrated Boot Strap MOSFET Switch**
- QFN-32 (RTV/RSN) Package


APPLICATIONS

- Notebook Computer System and I/O Bus
- Point of Load in LCD TV, MFP

DESCRIPTION

The TPS51220A is a dual synchronous buck regulator controller with two LDOs. It is optimized for 5-V/3.3-V system controller, enabling designers to cost effectively complete 2-cell to 4-cell notebook system power supply. The TPS51220A supports high efficiency, fast transient response, and 99% duty cycle operation. It supports supply input voltage ranging from 4.5 V to 32 V, and output voltages from 1 V to 12 V. Two types of control schemes can be chosen depending on the application. Peak current mode supports stability operation with lower ESR capacitor and output accuracy. The D-CAP mode supports fast transient response. The high duty (99%) operation and the wide input/output voltage range supports flexible design for small mobile PCs and a wide variety of other applications. The fixed frequency can be adjusted from 200 kHz to 1 MHz by a resistor, and each channel runs 180° out-of-phase. The TPS51220A can also synchronize to the external clock, and the interleaving ratio can be adjusted by its duty. The TPS51220A is available in the 32-pin 5x5/4x4 QFN package and is specified from -40°C to 85°C.

TYPICAL APPLICATION CIRCUIT




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Out-Of-Audio, D-CAP, PowerPAD are trademarks of Texas Instruments.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

FUNCTIONAL BLOCK DIAGRAM





ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

		TPS51220A	UNIT
	VIN	-0.3 to 34	
	VBST1, VBST2	-0.3 to 39	
	VBST1, VBST2 ⁽³⁾	-0.3 to 7	
1	SW1, SW2	-7 to 34	.,,
Input voltage range (2)	CSP1, CSP2, CSN1, CSN2	-1 to 13.5	V
	EN, EN1, EN2, VFB1, VFB2, TRIP, SKIPSEL1, SKIPSEL2, FUNC	-0.3 to 7	
	V5SW	–1 to 7	
	V5SW (to VREG5) ⁽⁴⁾	–7 to 7	
	DRVH1, DRVH2	-7 to 39	
	DRVH1, DRVH2 ⁽³⁾	-0.3 to 7	
	DRVH1, DRVH2 ⁽³⁾ (duty cycle < 2%)	–2 to 7	
Output voltage range ⁽²⁾	DRVL1, DRVL2 (duty cycle < 2%)	–2 to 7	V
	DRVL1, DRVL2, COMP1, COMP2, VREG5, RF, VREF2, PGOOD1, PGOOD2	-0.3 to 7	
	VREG3	-0.3 to 3.6	
T _J Junction temperature	150	°C	
T _{stg} Storage temperature		-55 to 150	°C

⁽¹⁾ Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- 2) All voltage values are with respect to the network ground terminal unless otherwise noted.
- (3) Voltage values are with respect to the corresponding SW terminal.
- (4) When EN is high and V5SW is grounded, or voltage is applied to V5SW when EN is low.

DISSIPATION RATINGS (2 oz. Trace and Copper Pad with Solder)

PACKAGE	T _A < 25°C POWER RATING (W)	DERATING FACTOR ABOVE T _A = 25°C (mW/°C)	T _A = 85°C POWER RATING (W)
32-pin RTV	1.7	17	0.7
32-pin RSN	2.3	23	0.9

RECOMMENDED OPERATING CONDITIONS

		MIN	TYP	MAX	UNIT
0	VIN	4.5		32	V
Supply voltage	V5SW	-0.8		6	
	VBST1, VBST2	-0.1		37	
	DRVH1, DRVH2	-4.		37	
	DRVH1, DRVH2 (wrt SW1, 2)	-0.1		6	
	DRVH1, DRVH2 (negative overshoot -6 V for t < 20% duration of the switching period)	-6		37	
	SW1, SW2	-4.		32	
I/O voltage	SW1, SW2 (negative overshoot -6 V for t < 20% duration of the switching period)	-6		32	V
	CSP1, CSP2, CSN1, CSN2	-0.8		13	
	EN, EN1, EN2, VFB1, VFB2, TRIP, DRVL1, DRVL2, COMP1, COMP2, VREG5, RF, VREF2, PGOOD1, PGOOD2, SKIPSEL1, SKIPSEL2, FUNC	-0.1		6	
	VREG3	-0.1		3.5	
T _A Operating	free-air temperature	-40		85	°C



ORDERING INFORMATION

T _A	PACKAGE ⁽¹⁾	PINS	ORDERABLE DEVICE NUMBER	TRANSPORT MEDIA	QUANTITY	ECO PLAN	
-40°C to 85°C			TPS51220ARTVT		250		
	Plastic Quad	32	TPS51220ARTVR	Tape and Reel	3000	Green (RoHS	
	Flat Pack (QFN)		TPS51220ARSNT		250	and no Sb/Br)	
			TPS51220ARSNR		3000		

⁽¹⁾ For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

ELECTRICAL CHARACTERISTICS

over operating free-air temperature range, $V_{EN} = 3.3 \text{ V}$, $V_{VIN} = 12 \text{ V}$, $V_{V5SW} = 5 \text{ V}$ (unless otherwise noted)

$V_{\text{NREF2}} = V_{\text{REF2 Output Voltage}} = V_{\text{I}_{\text{(NREF2)}}} < \pm 100 \ \mu\text{A}, \ 4.5 \ \text{V} < \text{VIN} < 32 \ \text{V}$ $V_{\text{REG3 OUTPUT}} = V_{\text{VREG3}} = 0 \ \text{mA}, \ T_{\text{A}} = 25 \ \text{°C} = 3.$ $V_{\text{VREG3}} = V_{\text{VREG3 Output Voltage}} = V_{\text{VSW}} = 0 \ \text{V}, \ 0 \ \text{mA} < I_{\text{(NREG3)}} < 10 \ \text{mA}, \ 5.5 \ \text{V} < \text{VIN} < 32 \ \text{V}$ $V_{\text{REG3 OUTPUT}} = V_{\text{VREG3 Output Current}} = V_{\text{VREG3 Output Current}} = V_{\text{VREG3}} = 0 \ \text{mA}, \ T_{\text{A}} = 25 \ \text{°C} = 25 \ \text{V}$ $V_{\text{VREG5 OUTPUT}} = V_{\text{VREG5 Output Voltage}} = V_{\text{VSW}} = 0 \ \text{V}, \ I_{\text{(NREG5)}} < 100 \ \text{mA}, \ I_{\text{(NREG5)}} < 100 \ \text{mA}, \ I_{\text{(NREG5)}} < 100 \ \text{mA}, \ I_{\text{VREG5}} < 100 \ \text{mA}, \ I_$.98	7 80 500 0.8 0.9	15	μΑ μΑ μΑ mA
$ \begin{array}{c} \text{IVINSON} & \text{VIN Standby Current} \\ \text{IV_{INSTBY}} & \text{VIN Standby Current} \\ \text{IV_{INSTBY}} & \text{VIN Standby Current} \\ \text{IV_{INSTBY}} & \text{VIN Standby Current} \\ \text{IV_{BATSTBY}} & \text{VBAT Standby Current} \\ \text{IV_{SATSTBY}} & \text{VBAT Standby Current} \\ \text{IV_{SSW}} & \text{VSSW Supply Current} \\ \text{VSSW Current}, \ T_A = 25^{\circ}\text{C}, \ No \ Load, \\ \text{ENx} = 5\text{V}, \ \text{VFBx} = 1.05 \ \text{V} \\ \text{TRIP} = 5 \ \text{V} \\ \text{TRIP} = 0 \ \text{V} \\ \text{VREF2} & \text{VREF2 Output Voltage} \\ \text{VREG3 OUTPUT} \\ \text{VV_{REG3}} & \text{VREG3 Output Voltage} \\ \text{VREG3 Output Voltage} & \begin{array}{c} I_{(\text{VREF2})} < \pm 100 \ \mu\text{A}, \ T_A = 25^{\circ}\text{C} \\ I_{(\text{VREF2})} < \pm 100 \ \mu\text{A}, \ 4.5\text{V} < \text{VIN} < 32 \ \text{V} \\ \text{VSSW} = 0 \ \text{V}, \ 0 \ \text{mA}, \ T_A = 25^{\circ}\text{C} \\ \text{VSSW} = 0 \ \text{V}, \ 0 \ \text{mA}, \ T_A = 25^{\circ}\text{C} \\ \text{VSSW} = 0 \ \text{V}, \ 0 \ \text{mA}, \ T_A = 25^{\circ}\text{C} \\ \text{VSSW} = 0 \ \text{V}, \ 0 \ \text{mA}, \ T_A = 25^{\circ}\text{C} \\ \text{VSSW} = 0 \ \text{V}, \ 0 \ \text{mA}, \ T_A = 25^{\circ}\text{C} \\ \text{VSSW} = 0 \ \text{V}, \ 0 \ \text{mA}, \ T_A = 25^{\circ}\text{C} \\ \text{VSSW} = 0 \ \text{V}, \ 0 \ \text{mA}, \ T_A = 25^{\circ}\text{C} \\ \text{VSSW} = 0 \ \text{V}, \ 0 \ \text{mA}, \ T_A = 25^{\circ}\text{C} \\ \text{VSSW} = 0 \ \text{V}, \ 0 \ \text{mA}, \ T_A = 25^{\circ}\text{C} \\ \text{VSSW} = 0 \ \text{V}, \ 0 \ \text{mA}, \ T_A = 25^{\circ}\text{C} \\ \text{VSSW} = 0 \ \text{V}, \ 0 \ \text{mA}, \ T_A = 25^{\circ}\text{C} \\ \text{VSSW} = 0 \ \text{V}, \ 0 \ \text{mA}, \ T_A = 25^{\circ}\text{C} \\ \text{VSSW} = 0 \ \text{V}, \ 0 \ \text{mA}, \ T_A = 25^{\circ}\text{C} \\ \text{VSSW} = 0 \ \text{V}, \ 0 \ \text{mA}, \ T_A = 25^{\circ}\text{C} \\ \text{VSSW} = 0 \ \text{V}, \ 0 \ \text{mA}, \ T_A = 25^{\circ}\text{C} \\ \text{VSSW} = 0 \ \text{V}, \ 0 \ \text{mA}, \ T_A = 25^{\circ}\text{C} \\ \text{VSSW} = 0 \ \text{V}, \ 0 \ \text{mA}, \ T_A = 25^{\circ}\text{C} \\ \text{VSSW} = 0 \ \text{V}, \ 0 \ \text{mA}, \ T_A = 25^{\circ}\text{C} \\ \text{VSSW} = 0 \ \text{V}, \ 0 \ \text{mA}, \ T_A = 25^{\circ}\text{C} \\ \text{VSSW} = 0 \ \text{V}, \ 0 \ \text{mA}, \ T_A = 25^{\circ}\text{C} \\ \text{VSSW} = 0 \ \text{V}, \ 0 \ \text{mA}, \ T_A = 25^{\circ}\text{C} \\ \text{VSSW} = 0 \ \text{V}, \ 0 \ \text{mA}, \ T_A = 25^{\circ}\text{C} \\ \text{VSSW} = 0 \ \text{V}, \ 0 \ \text{mA}, \ T_A = 25^{\circ}\text{C} \\ \text{VSSW} = 0 \ \text{V}, \ 0 \ \text{mA}, \ T_A = 25^{\circ}\text{C} \\ \text{VSSW} = 0 \ \text{V}, \ 0 \ \text{mA}, \ T_A = 25^{\circ}\text{C} \\ \text{VSSW} = 0 \ $		80 500 0.8 0.9		μA μA mA
		500 0.8 0.9	120	μA mA
		0.8		mA
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		0.9		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$				mA
$V_{VREF2} VREF2 \; Output \; Voltage \\ \hline I_{(VREF2)} < \pm 10 \; \mu A, \; T_A = 25 ^{\circ} C \\ I_{(VREF2)} < \pm 100 \; \mu A, \; 4.5 \text{V} < VIN < 32 \; V \\ \hline VREG3 \; OUTPUT \\ \hline V_{VREG3} VREG3 \; Output \; Voltage \\ \hline V_{VREG3} VREG3 \; Output \; Voltage \\ \hline V_{VREG3} VREG3 \; Output \; Current \\ \hline V_{VREG3} VREG3 \; Output \; Current \\ \hline V_{VREG3} VREG3 \; Output \; Current \\ \hline V_{VREG5} \; OV, \; I_{(VREG3)} < 10 \; mA, \; I_{(VREG5)} < 100 \; mA, \; I$		2.00		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		2.00		
VREG3 OUTPUT $V_{VREG3} VREG3 Output Voltage VSSW = 0 V, I_{(VREG3)} = 0 mA, T_A = 25 °C 3. VSSW = 0 V, 0 mA < I_{(VREG3)} < 10 mA, 5.5 V < VIN < 32 V 3. VREG3 Output Current VREG3 = 3 V VREG5 OUTPUT V_{VREG5} VREG5 Output Voltage VSSW = 0 V, I_{(VREG5)} = 0 mA, T_A = 25 °C VSSW = 0 V, I_{(VREG5)} = 0 mA, T_A = 25 °C VSSW = 0 V, I_{(VREG5)} < 100 mA, I_{(VREG5)} < 10$.97		2.02	V
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		2.00	2.03	v
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$				
	279	3.313	3.347	
	135	3.300	3.400	V
$V_{VREG5} \qquad VREG5 \; Output \; Voltage \\ \hline V_{VREG5} \qquad V_{VREG5} = 0 \; mA, \; T_A = 25 ^{\circ}C \\ \hline V_{SSW} = 0 \; V, \; 0 \; mA < I_{(VREG5)} < 100 \; mA, \\ 6 \; V < VIN < 32 \; V \\ \hline V_{SSW} = 0 \; V, \; 0 \; mA < I_{(VREG5)} < 100 \; mA, \\ \hline V_{SSW} = 0 \; V, \; 0 \; mA < I_{(VREG5)} < 100 \; mA, \\ \hline V_{SSW} = 0 \; V, \; 0 \; mA < I_{(VREG5)} < 100 \; mA, \\ \hline V_{SSW} = 0 \; V, \; 0 \; mA < I_{(VREG5)} < 100 \; mA, \\ \hline V_{SSW} = 0 \; V, \; 0 \; mA < I_{(VREG5)} < 100 \; mA, \\ \hline V_{SSW} = 0 \; V, \; 0 \; mA < I_{(VREG5)} < 100 \; mA, \\ \hline V_{SSW} = 0 \; V, \; 0 \; mA < I_{(VREG5)} < 100 \; mA, \\ \hline V_{SSW} = 0 \; V, \; 0 \; mA < I_{(VREG5)} < 100 \; mA, \\ \hline V_{SSW} = 0 \; V, \; 0 \; mA < I_{(VREG5)} < 100 \; mA, \\ \hline V_{SSW} = 0 \; V, \; 0 \; mA < I_{(VREG5)} < 100 \; mA, \\ \hline V_{SSW} = 0 \; V, \; 0 \; mA < I_{(VREG5)} < 100 \; mA, \\ \hline V_{SSW} = 0 \; V, \; 0 \; mA < I_{(VREG5)} < 100 \; mA, \\ \hline V_{SSW} = 0 \; V, \; 0 \; mA < I_{(VREG5)} < 100 \; mA, \\ \hline V_{SSW} = 0 \; V, \; 0 \; mA < I_{(VREG5)} < 100 \; mA, \\ \hline V_{SSW} = 0 \; V, \; 0 \; mA < I_{(VREG5)} < 100 \; mA, \\ \hline V_{SSW} = 0 \; V, \; 0 \; mA < I_{(VREG5)} < 100 \; mA, \\ \hline V_{SSW} = 0 \; V, \; 0 \; mA < I_{(VREG5)} < 100 \; mA, \\ \hline V_{SSW} = 0 \; V, \; 0 \; mA < I_{(VREG5)} < 100 \; mA, \\ \hline V_{SSW} = 0 \; V, \; 0 \; mA < I_{(VREG5)} < 100 \; mA, \\ \hline V_{SSW} = 0 \; V, \; 0 \; mA < I_{(VREG5)} < 100 \; mA, \\ \hline V_{SSW} = 0 \; V, \; 0 \; mA < I_{(VREG5)} < 100 \; mA, \\ \hline V_{SSW} = 0 \; V, \; 0 \; mA < I_{(VREG5)} < 100 \; mA, \\ \hline V_{SSW} = 0 \; V, \; 0 \; mA < I_{(VREG5)} < 100 \; mA, \\ \hline V_{SSW} = 0 \; V, \; 0 \; mA < I_{(VREG5)} < 100 \; mA, \\ \hline V_{SSW} = 0 \; V, \; 0 \; mA < I_{(VREG5)} < 100 \; mA, \\ \hline V_{SSW} = 0 \; V, \; 0 \; mA < I_{(VREG5)} < 100 \; mA, \\ \hline V_{SSW} = 0 \; V, \; 0 \; mA < I_{(VREG5)} < 100 \; mA, \\ \hline V_{SSW} = 0 \; V, \; 0 \; mA < I_{(VREG5)} < 100 \; mA, \\ \hline V_{SSW} = 0 \; V, \; 0 \; mA < I_{(VREG5)} < 100 \; mA, \\ \hline V_{SSW} = 0 \; V, \; 0 \; mA < I_{(VREG5)} < 100 \; mA, \\ \hline V_{SSW} = 0 \; V, \; 0 \; mA < I_{(VREG5)} < 100 \; mA, \\ \hline V_{SSW} = 0 \; V, \; 0 \; mA < I_{(VREG5)} < 100 \; mA, \\ \hline V_{SSW} = 0 \; V, \; 0 \; mA < I_{(VREG5)} < 100 \; mA, \\ \hline V_{SSW} = 0 \; V, \; 0 \; $	10	15	20	mA
$V_{VREG5} \qquad VREG5 \ Output \ Voltage \\ V_{VREG5} \qquad VREG5 \ Output \ Voltage \\ V_{VSW} = 0 \ V, \ 0 \ mA < I_{(VREG5)} < 100 \ mA, \\ V_{VSW} = 0 \ V, \ 0 \ mA < I_{(VREG5)} < 100 \ mA, \\ V_{VSW} = 0 \ V, \ 0 \ mA < I_{(VREG5)} < 100 \ mA, \\ V_{VSW} = 0 \ V, \ 0 \ mA < I_{(VREG5)} < 100 \ mA, \\ V_{VSW} = 0 \ V, \ 0 \ mA < I_{(VREG5)} < 100 \ mA, \\ V_{VSW} = 0 \ V, \ 0 \ mA < I_{(VREG5)} < 100 \ mA, \\ V_{VSW} = 0 \ V, \ 0 \ mA < I_{(VREG5)} < 100 \ mA, \\ V_{VSW} = 0 \ V, \ 0 \ mA < I_{(VREG5)} < 100 \ mA, \\ V_{VSW} = 0 \ V, \ 0 \ mA < I_{(VREG5)} < 100 \ mA, \\ V_{VSW} = 0 \ V, \ 0 \ mA < I_{(VREG5)} < 100 \ mA, \\ V_{VSW} = 0 \ V, \ 0 \ mA < I_{(VREG5)} < 100 \ mA, \\ V_{VSW} = 0 \ V, \ 0 \ mA < I_{(VREG5)} < 100 \ mA, \\ V_{VSW} = 0 \ V, \ 0 \ mA < I_{(VREG5)} < 100 \ mA, \\ V_{VSW} = 0 \ V, \ 0 \ mA < I_{(VREG5)} < 100 \ mA, \\ V_{VSW} = 0 \ V, \ 0 \ mA < I_{(VREG5)} < 100 \ mA, \\ V_{VSW} = 0 \ V, \ 0 \ mA < I_{(VREG5)} < 100 \ mA, \\ V_{VSW} = 0 \ V, \ 0 \ mA < I_{(VREG5)} < 100 \ mA, \\ V_{VSW} = 0 \ V, \ 0 \ mA < I_{(VREG5)} < 100 \ mA, \\ V_{VSW} = 0 \ V, \ 0 \ mA < I_{(VREG5)} < 100 \ mA, \\ V_{VSW} = 0 \ V, \ 0 \ mA < I_{(VREG5)} < 100 \ mA, \\ V_{VSW} = 0 \ V, \ 0 \ mA < I_{(VREG5)} < 100 \ mA, \\ V_{VSW} = 0 \ V, \ 0 \ mA < I_{(VREG5)} < 100 \ mA, \\ V_{VSW} = 0 \ V, \ 0 \ mA < I_{(VREG5)} < 100 \ mA, \\ V_{VSW} = 0 \ V, \ 0 \ mA < I_{(VREG5)} < 100 \ mA, \\ V_{VSW} = 0 \ V, \ 0 \ mA < I_{(VREG5)} < 100 \ mA, \\ V_{VSW} = 0 \ V, \ 0 \ mA < I_{(VREG5)} < 100 \ mA, \\ V_{VSW} = 0 \ V, \ 0 \ mA < I_{(VREG5)} < 100 \ mA, \\ V_{VSW} = 0 \ V, \ 0 \ mA < I_{(VREG5)} < 100 \ mA, \\ V_{VSW} = 0 \ V, \ 0 \ mA < I_{(VREG5)} < 100 \ mA, \\ V_{VSW} = 0 \ V, \ 0 \ mA < I_{(VREG5)} < 100 \ mA, \\ V_{VSW} = 0 \ V, \ 0 \ mA < I_{(VREG5)} < 100 \ mA, \\ V_{VSW} = 0 \ V, \ 0 \ mA < I_{(VREG5)} < 100 \ mA, \\ V_{VSW} = 0 \ V, \ 0 \ mA < I_{(VREG5)} < 100 \ mA, \\ V_{VSW} = 0 \ V, \ 0 \ mA < I_{(VREG5)} < 100 \ mA, \\ V_{VSW} = 0 \ V, \ 0 \ mA < I_{(VREG5)} < 100 \ mA, \\ V_{VSW} = 0 \ V, \ 0 \ mA < I_{(VREG5)} < 100 \ mA, \\ V_{VSW} = 0 \ V, \ 0 \$				
V_{VREG5} VREG5 Output Voltage	.99	5.04	5.09	
V5SW = 0 V, 0 mA < I _(VREG5) < 100 mA, 5.5 V < VIN < 32 V	.90	5.03	5.15	V
0.0 1 1 1.11 1 02 1	.50	5.03	5.15	٧
	100	150	200	^
I _{VREG5} VREG5 Output Current V5SW = 5 V, VREG5 = 4.5 V	200	300	400	mA
	.55	4.7	4.8	V
V _{THV5SW} Switchover Threshold Hysteresis	.15	0.20	0.25	V
t _{dV5SW} Switchover Delay Turning on		7.7		ms
R_{V5SW} 5V SW On-Ressitance $I_{(VREG5)} = 100 \text{ mA}$		0.5		Ω
OUTPUT				-
V_{VFB} VFB Regulation Voltage Tolerance $T_A = 25^{\circ}\text{C}$, No Load 0.9	925	1.000	1.0075	V
V_{VFB} VFB Regulation Voltage Tolerance $T_A = -40^{\circ}\text{C} \text{ to } 85^{\circ}\text{C}$, No Load $0.$	990	1.000	1.010	٧
I_{VFB} VFB Input Current VFBx = 1.05 V, COMPx = 1.8 V, T_A = 25°C	-50		50	nA
R _{DISCHG} CSNx Discharge Resistance ENx = 0 V, CSNx = 0.5 V, T _A = 25°C		20	40	Ω

⁽¹⁾ Specified by design. Detail external condition follows application circuit of Figure 57.



ELECTRICAL CHARACTERISTICS (continued)

over operating free-air temperature range, $V_{EN} = 3.3 \text{ V}$, $V_{VIN} = 12 \text{ V}$, $V_{V5SW} = 5 \text{ V}$ (unless otherwise noted)

	PARAMETER	TEST C	TEST CONDITIONS			MAX	UNIT
VOLTAGE	TRANSCONDUCTANCE AMPLIFIER						
g _{Mv}	Gain	T _A = 25°C			500		μS
V _{ID}	Differential Input Voltage Range					30	mV
	0011011	00110 4 014	T _A = 0 to 85°C	27	33		μA
ICOMPSINK	COMP Maximum Sink Current	COMPx = 1.8 V	$T_A = -40 \text{ to } 85^{\circ}\text{C}$	22	33		μA
I _{COMPSRC}	COMP Maximum Source Current	COMPx = 1.8 V	•		-33	-43	μA
V _{COMP}	COMP Clamp Voltage			2.18	2.22	2.26	V
V _{COMPN}	COMP Negative Clamp Voltage			1.73	1.77	1.81	V
CURRENT	AMPLIFIER						
0	Co-i-	TRIP = 0V/2V, CSNx = 5V	V, T _A = 25°C ⁽²⁾		3.333		
G _C	Gain	TRIP = 3.3V/5V, CSNx =	5V, T _A = 25°C ⁽²⁾		1.667		
V _{IC}	Common mode Input Voltage Range			0		13	V
V _{ID}	Differential Input Voltage Range	T _A = 25°C		-75		75	mV
POWERGO	OD						
		PG in from lower	PG in from lower			97.5%	
V_{THPG}	PG threshold	PG in from higher	PG in from higher			107.5%	1
		PG hysteresis			5%		
I _{PG}	PG sink current	PGOOD = 0.5 V	PGOOD = 0.5 V				mA
I _{PG(LK)}	PG leak current	PGOOD = 5 V			0	1	μΑ
t _{PGDLY}	PGOOD delay	Delay for PG in		0.8	1.0	1.2	ms
SOFTSTAR	T						
t _{SSDYL}	Soft Start Delay	Delay for Soft Start, ENx	= Hi to SS-ramp starts		200		μs
t _{SS}	Soft Start Time	Internal Soft Start	Internal Soft Start				μs
FREQUENC	CY AND DUTY CONTROL						
f _{SW}	Switching Frequency	R _F = 330 kΩ		273	303	333	kHz
V	DE Three-should	Lo to Hi	Lo to Hi		1.3	2	V
V_{THRF}	RF Threshold	Hysteresis			0.2		V
f _{SYNC}	Sync Input Frequency Range ⁽²⁾			200		1000	kHz
	Minimum On Time	$V_{(DRVH)} = 90\%$ to 10%, No	V _(DRVH) = 90% to 10%, No Load, CCM/ OOA ⁽²⁾		120		ns
t _{ON(min)}	Minimum On Time $V_{(DRVH)} = 90\%$ to 10%, No Load, Auto-skip				160	250	ns
t _{OFF(min)}	Minimum Off Time	$V_{(DRVH)} = 10\%$ to 90%, No	Load		290	400	ns
	Dead time	DRVH-off to DRVL-on			30	50	ns
t _D	Deau lille	DRVL-off to DRVH-on	DRVL-off to DRVH-on			70	ns
V_{DTH}	DRVH-off threshold	DRVH to GND (2)			1		V
V_{DTL}	DRVL-off threshold	DRVL to GND ⁽²⁾			1		V

⁽²⁾ Specified by design. Not production tested.



ELECTRICAL CHARACTERISTICS (continued)

over operating free-air temperature range, $V_{EN} = 3.3 \text{ V}$, $V_{VIN} = 12 \text{ V}$, $V_{V5SW} = 5 \text{ V}$ (unless otherwise noted)

	PARAMETER	TEST CONDITION	TEST CONDITIONS			MAX	UNIT
CURRENT	SENSE						
			RTV package, T _A = 0 to 85°C	28	31	35	
V _{OCL-ULV}	Current limit threshold	TRIP=0V/ 2V, 2V <csnx<12.6v< td=""><td>RSN package , T_A = 0 to 85°C</td><td>28</td><td>31</td><td>34</td><td>mV</td></csnx<12.6v<>	RSN package , T _A = 0 to 85°C	28	31	34	mV
	(ultra-low voltage)		$T_A = -40 \text{ to } 85^{\circ}\text{C}$	27	31	37	1
		TRIP=0V/ 2V, 0.95V <csnx<12.6v< td=""><td>$T_A = 0$ to $85^{\circ}C$</td><td>27</td><td>31</td><td>36</td><td>Ī</td></csnx<12.6v<>	$T_A = 0$ to $85^{\circ}C$	27	31	36	Ī
		TRIF =0 V/ 2 V, 0.93 V < 0.5 INX 12.0 V	$T_A = -40 \text{ to } 85^{\circ}\text{C}$	25	31	42	
		TRIP=3.3V/ 5V, 2V <csnx<12.6v< td=""><td>$T_A = 0$ to $85^{\circ}C$</td><td>56</td><td>60</td><td>65</td><td>ì</td></csnx<12.6v<>	$T_A = 0$ to $85^{\circ}C$	56	60	65	ì
.,	Current limit threshold	TRIP=3.3V/ 3V, 2V <csinx<12.0v< td=""><td>$T_A = -40 \text{ to } 85^{\circ}\text{C}$</td><td>55</td><td>60</td><td>68</td><td>\/</td></csinx<12.0v<>	$T_A = -40 \text{ to } 85^{\circ}\text{C}$	55	60	68	\/
V _{OCL-LV}	(low voltage)	TRIP=3.3V/ 5V,	T _A = 0 to 85°C	55	60	67	mV
		0.95V <csnx<12.6v< td=""><td>$T_A = -40 \text{ to } 85^{\circ}\text{C}$</td><td>54</td><td>60</td><td>72</td><td>Ī</td></csnx<12.6v<>	$T_A = -40 \text{ to } 85^{\circ}\text{C}$	54	60	72	Ī
	A 7	0.051/ 0.01/ 40.01/ 4	Positive		5		
V_{ZCAJ}	Auto-Zero cross adjustable offset range	0.95V < CSNx < 12.6V, Auto-skip	Negative		-5		mV
V _{ZC}	Zero cross detection comparator Offset	0.95V < CSNx < 12.6V, OOA			0	4	mV
	Negative current limit threshold	TRIP = 0V/2V, 0.95V < CSNx <	T _A = 0 to 85°C	-23	-31	-40	· I
V _{OCLN-ULV}	(ultra-low voltage)	12.6V	$T_A = -40 \text{ to } 85^{\circ}\text{C}$	-22	-31	-44	m1/
.,	Negative current limit threshold	TRIP = 3.3V/5V, 0.95V < CSNx <	T _A = 0 to 85°C	-50	-60	-73	mV
V _{OCLN-LV}	(low voltage)	12.6V	$T_A = -40 \text{ to } 85^{\circ}\text{C}$	-49	-60	-77	Ī
OUTPUT D	RIVERS						
D	DD\//Lassistans	Source, V _(VBST-DRVH) = 0.1 V		1.7	5		
R _{DRVH}	DRVH resistance	Sink, V _(DRVH-SW) = 0.1 V			1	3	Ω
D	DDV//i-t	Source, V _(VREG5-DRVL) = 0.1 V		1.3	4	_	
R _{DRVL}	DRVL resistance	Sink, V _(DRVL-GND) = 0.1 V	Sink, V _(DRVL-GND) = 0.1 V			2	Ω
UVP, OVP	AND UVLO						
V _{OVP}	OVP Trip Threshold	OVP detect		110%	115%	120%	
t _{OVPDLY}	OVP Prop Delay				1.5		μs
V _{UVP}	UVP Trip Threshold	UVP detect	UVP detect			73%	
t _{UVPDLY}	UVP Delay					1.2	ms
\/	VPEE2 LIVI O Thronkold	Wake up	Wake up			1.9	٧
V _{UVREF2}	VREF2 UVLO Threshold	Hysteresis	Hysteresis			125	mV
\ <u></u>	VPEC2 LIVI O Throobald	Wake up		3	3.1	3.2	1/
V_{UVREG3}	VREG3 UVLO Threshold	Hysteresis	Hysteresis			0.20	V
W	VDF.CF LIVI O Throshold	Wake up				4.3	V
V_{UVREG5}	VREG5 UVLO Threshold	Hysteresis	Hysteresis			0.44	V



ELECTRICAL CHARACTERISTICS (continued)


over operating free-air temperature range, V_{EN} = 3.3 V, V_{VIN} = 12 V, V_{V5SW} = 5 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INTERFACE	AND LOGIC THRESHOLD					
	CNI There also also	Wake up	0.8	1	1.2	V
V _{EN}	EN Threshold	Hysteresis	0.1	0.2	0.3	V
I _{ENLK}	EN leak current	EN = 0 V, or EN = 3.3 V	-1		1	μA
· · · · · · · · · · · · · · · · · · ·	FNA/FNO Three-bald	Wake up	0.45	0.50	0.55	V
V _{EN12}	EN1/EN2 Threshold	Hysteresis	0.1	0.2	0.3	V
V _{EN12SS}	EN1/EN2 SS Start Threshold	SS-ramp start threshold at external soft start		1		V
V _{EN12SSEND}	EN1/EN2 SS End Threshold	SS-End threshold at external soft start (3)		2		V
I _{EN12}	EN1/EN2 Source Current	VEN1/EN2 = 0V	1.6	2	2.4	μA
		Continuous			1.5	
	OMBOELA/OMBOELO O attira a Malta de	Auto Skip	1.9		2.1	V
V _{SKIPSEL}	SKIPSEL1/SKIPSEL2 Setting Voltage	OOA Skip (min 1/8 Fsw)	3.2		3.4	V
		OOA Skip (min 1/16 Fsw)	3.8			
V_TRIP		V _(OCL-ULV) , Discharge ON			1.5	
	TRIP Setting Voltage	V _(OCL-ULV) , Discharge OFF	1.9		2.1	V
	TRIP Setting Voltage	V _(OCL-LV) , Discharge OFF	3.2		3.4	V
		V _(OCL-LV) , Discharge ON	3.8			
		Current mode, OVP enable			1.5	
.,	FINO O W V	D-CAP mode, OVP disable	1.9		2.1	V
V _{FUNC}	FUNC Setting Voltage	D-CAP mode, OVP enable	3.2		3.4	V
		Current mode, OVP disable	3.8			
	TDID lanut Current	TRIP = 0 V	-1		1	
TRIP	TRIP Input Current	TRIP = 5 V	-1		1	μA
	SKIPSEL Input Current	SKIPSELx = 0 V	-0.5		0.5	
I _{SKIPSEL}	SKIPSEL IIIput Current	SKIPSELx = 5 V	-0.5		0.5	μA
BOOT STRA	AP SW					
V _{FBST}	Forward Voltage	$V_{VREG5-VBST}$, $I_F = 10$ mA, $T_A = 25$ °C		0.10	0.20	V
BSTLK	VBST Leakage Current	V _{VBST} = 37 V, V _{SW} = 32 V		0.01	1.5	μΑ
THERMAL S	SHUTDOWN					
т	Thermal SDN Threshold	Shutdown temperature (3)		150		°C
T _{SDN}	memai SDN Miesnou	Hysteresis ⁽³⁾	10			°C

⁽³⁾ Specified by design. Not production tested.



DEVICE INFORMATION



PIN FUNCTIONS

PIN		1/0	DESCRIPTION				
NAME	NO.	2	DESCRIPTION				
DRVH1	1	0	High-side MOSFET gate driver outputs. Source 1.7 Ω , sink 1.0 Ω , SW-node referenced floating driver. Drive				
DRVH2	24)	voltage corresponds to VBST to SW voltage.				
SW2	25	I/O	High side MOCFFT gate driver returns				
SW1	32	1/0	High-side MOSFET gate driver returns.				
VREG3	22	0	Always alive 3.3 V, 10 mA low dropout linear regulator output. Bypass to (signal) GND with more than 1-μF ceramic capacitance. Runs from VIN supply or from VREG5 when it is switched over to V5SW input.				
EN1	4		Channel 1 and channel 2 SMPS Enable Pins. When turning on, apply greater than 0.55 V and less than 6 V,				
EN2	21	ı	or leave floating. Connect to GND to disable. Adjustable soft-start capacitance to be attached here.				
PGOOD1	5	0	Powergood window comparator outputs for channel 1 and channel 2. The recommended applied voltage				
PGOOD2	20	0	should be less than 6 V, and the recommended pull-up resistance value is from 100 k Ω to 1 M Ω .				
SKIPSEL1	6		Skip mode selection pin.				
SKIPSEL2	19	I	GND: Continuous conduction mode VREF2: Auto Skip VREG3: OOA Auto Skip, maximum 7 skips (suitable for f _{sw} < 400kHz) VREG5: OOA Auto Skip, maximum 15 skips (suitable for equal to or greater than 400kHz)				
CSP1	7		Current sense comparator inputs (+). An RC network with high quality X5R or X7R ceramic capacitor should				
CSP2	18	1/0	be used to extract voltage drop across DCR. 0.1-µF is a good value to start the design. See the current sensing scheme section for more details.				
CSN1	8		Current sense comparator inputs (–). See the current sensing scheme section. Used as power supply for the				
CSN2	17	_	current sense circuit for 5V or higher output voltage setting. Also, used for output discharge terminal.				
VFB1	9		SMPS voltage feedback Inputs. Connect the feedback resistors divider, and should be referred to (signal)				
VFB2	16	I	GND.				
COMP1	10		Loop compensation pin for current mode (error amplifier output). Connect R (and C if required) from this pin				
COMP2	15	I	to VREF2 for proper loop compensation with current mode operation. Ramp compensation adjustable pin for D-CAP mode, connect R from this pin to VREF2. 10 k Ω is a good value to start the design. 6 k Ω to 20 k Ω can be chosen. See the D-CAP MODE section for more details.				

Submit Documentation Feedback

Copyright © 2008–2013, Texas Instruments Incorporated



PIN FUNCTIONS (continued)

PIN	ı								
NAME	NO.	1/0	DESCRIPTION						
RF	3	I/O	Frequency setting pin. Connect a frequency setting resistor to (signal) GND. Connect to an external clock for synchronization.						
			Control architecture and OVP functions selection pin.						
FUNC	11	I	GND: Current mode, OVP enable VREF2: D-CAP mode, OVP disable VREG3: D-CAP mode, OVP enable VREG5: Current mode, OVP disable						
VREF2	13	0	2-V reference output. Bypass to (signal) GND with 0.22-µF of ceramic capacitance.						
			Overcurrent trip level and discharge mode selection pin.						
TRIP 14 I		I	GND: V _(OCL-ULV) , discharge on VREF2: V _(OCL-ULV) , discharge off VREG3: V _(OCL-LV) , discharge off VREG5: V _(OCL-LV) , discharge on						
EN	12	I	VREF2 and VREG5 linear regulators enable pin. When turning on, apply greater than 1.2 V and less than 6 V. Connect to GND to disable.						
VBST1	31		Supply inputs for high-side N-channel FET driver (boot strap terminal). Connect a capacitor (0.1-µF or						
VBST2	26	l	greater is recommended) from this pin to respective SW terminal. Additional SB diode from VREG5 to this pin is an optional.						
DRVL1	30	0	Low-side MOSFET gate driver outputs. Source 1.3 Ω , sink 0.7 Ω , and GND referenced driver.						
DRVL2	27	0	20W-side MOOI ET gate dilver outputs. Source 1.5 12, sink 0.7 12, and OND referenced dilver.						
V5SW	2	I	VREG5 switchover power supply input pin. When EN1 is high, PGOOD1 indicates GOOD and V5SW voltage is higher than 4.8 V, switch-over function is enabled. Note: When switch-over is enabled, VREG5 output voltage is approximately equal to the V5SW input voltage.						
VREG5	29	0	5-V, 100-mA low dropout linear regulator output. Bypass to (power) GND using a 10-µF ceramic capacitor. Runs from VIN supply. Internally connected to VBST and DRVL. Shuts off with EN. Switches over to V5SW when 4.8 V or above is provided. Note: When switch-over (see above V5SW) is enabled, VREG5 output voltage is approximately equal to V5SW input voltage.						
VIN	23	1	Supply input for 5-V and 3.3-V linear regulator. Typically connected to VBAT.						
GND	28	ı	Ground						



TYPICAL CHARACTERISTICS

INPUT VOLTAGE SHUTDOWN CURRENT vs INPUT VOLTAGE






Figure 1.

INPUT VOLTAGE SHUTDOWN CURRENT vs JUNCTION TEMPERATURE



T_{.I} - Junction Temperature - °C Figure 2.

INPUT VOLTAGE STANDBY CURRENT



vs JUNCTION TEMPERATURE






Figure 3.

Figure 4.



TYPICAL CHARACTERISTICS (continued) NO LOAD BATTERY CURRENT NO LOAD BATTERY CURRENT

VS INPUT VOLTAGE 1.0 EN = on 0.9 EN1 = off **EN2** = on 8.0 I_{VBAT} – Battery Current – mA 0.7 0.6 0.5 0.4 0.3 0.2 0.1 0 5 10 15 20 25 V_I - Input Voltage - V

NO LOAD BATTERY CURRENT vs INPUT VOLTAGE






Figure 5.





VREF2 OUTPUT VOLTAGE
VS
OUTPUT CURRENT

Figure 6.




Figure 7.

Figure 8.



TYPICAL CHARACTERISTICS (continued) VREG3 OUTPUT VOLTAGE VREG5 OUTPUT VOLTAGE

4.90

20

VS OUTPUT CURRENT > 3.40 | V_I = 12 V | V

I_{REG3} – 3-V Linear Regulator Output Current – mA Figure 9.

5.10 N = 12 V V_L = 12 V V_I = 12 V V_I = 12 V

vs OUTPUT CURRENT

I_{REG5} – 5-V Linear Regulator Output Current – mA Figure 10.

60

80

100

40

SWITCHING FREQUENCY vs JUNCTION TEMPERATURE





Figure 11.

FORWARD VOLTAGE OF BOOST SW vs JUNCTION TEMPERATURE



T_J – Junction Temperature – °C Figure 12.


Submit Documentation Feedback

Copyright © 2008–2013, Texas Instruments Incorporated



TYPICAL CHARACTERISTICS (continued) OVP/UVP THRESHOLD VOLTAGE VBST LEAKAGE CURRENT

OVP/UVP THRESHOLD VOLTAGE vs JUNCTION TEMPERATURE



T_J – Junction Temperature – °C

Figure 13.

CURRENT LIMIT THRESHOLD vs JUNCTION TEMPERATURE





Figure 15.


VBST LEAKAGE CURRENT vs JUNCTION TEMPERATURE



 T_J – Junction Temperature – °C

Figure 14.

CURRENT LIMIT THRESHOLD vs JUNCTION TEMPERATURE




1_J = Junction Temperature = C

Figure 16.







3.3-V OUTPUT VOLTAGE

VS

INPUT VOLTAGE





Figure 17.





5-V EFFICIENCY vs
OUTPUT CURRENT

Figure 18.





Figure 19.

Figure 20.



TYPICAL CHARACTERISTICS (continued) 3.3-V EFFICIENCY






Figure 22.

5-V SWITCHING FREQUENCY

Figure 21.




Figure 23.

3.3-V SWITCHING FREQUENCY vs OUTPUT CURRENT




Figure 24.







Figure 27.

IO1 - 5-V Output Current - A

I_{O2} – 3.3-V Output Current – A Figure 28.

3.20





1 k

100

1 k

10 k

f - Frequency - Hz

Figure 31.

100

100 k

1 M

100 k

1 M

10 k

f - Frequency - Hz



TYPICAL CHARACTERISTICS (continued) 5.0-V SWITCH-OVER WAVEFORMS





Figure 33.



TYPICAL CHARACTERISTICS








Figure 34.








6. Figure 37.



TYPICAL CHARACTERISTICS (continued) SIENT RESPONSE 3.3-V LOAD TRANSIENT RESPONSE






Figure 39.



DETAILED DESCRIPTION

ENABLE AND SOFT START

When EN is Low, the TPS51220A is in the shutdown state. Only the 3.3-V LDO stays alive, and consumes 7 μ A (typically). When EN becomes High, the TPS51220A is in the standby state. The 2-V reference and the 5-V LDO become enabled, and consume about 80 μ A with no load condition, and are ready to turn on SMPS channels. Each SMPS channel is turned on when ENx becomes High. After ENx is set to high, the TPS51220A begins the softstart sequence, and ramps up the output voltage from zero to the target voltage in 0.96 ms. However, if a slower soft-start is required, an external capacitor can be tied from the ENx pin to GND. In this case, the TPS51220A charges the external capacitor with the integrated 2- μ A current source. An approximate external soft-start time would be $t_{EX-SS} = C_{EX} / t_{EN12}$, which means the time from ENx = 1 V to ENx = 2 V. The recommend capacitance is more than 2.2 nF.




Figure 40. Enable and Soft-start Timing

EN	EN1	EN2	VREG3	VREF2	VREG5	CH1	CH2
GND	Don't Care	Don't Care	ON	Off	Off	Off	Off
Hi	Lo	Lo	ON	ON	ON	Off	Off
Hi	Hi	Lo	ON	ON	ON	ON	Off
Hi	Lo	Hi	ON	ON	ON	Off	ON
Hi	Hi	Hi	ON	ON	ON	ON	ON

Table 1. Enable Logic States

PRE-BIASED START-UP

The TPS51220A supports a pre-biased start up by preventing negative inductor current during soft-start when the output capacitor holds some charge. The initial DRVH signal waits until the voltage feedback signal becomes greater than the internal reference ramping up by the soft-start function. After that, the start-up occurs in the same way the soft-start condition fully discharges, regardless of the SKIPSELx selection.



3.3-V, 10-mA LDO (VREG3)

A 3.3-V, 10-mA, linear regulator is integrated in the TPS51220A. This LDO services some of the analog circuit in the device and provides a handy standby supply for 3.3-V *Always On* voltage in the notebook system. Apply a 2.2-µF (at least 1-µF), high quality X5R or X7R ceramic capacitor from VREG3 to (signal) GND in adjacent to the device.

2-V, 100-µA Sink/Source Reference (VREF2)

This voltage is used for the reference of the loop compensation network. Apply a 0.22-μF (at least 0.1-μF), high-quality X5R or X7R ceramic capacitor from VREF2 to (signal) GND in adjacent to the device.

5.0-V, 100-mA LDO (VREG5)

A 5.0-V, 100-mA, linear regulator is integrated in the TPS51220A. This LDO services the main analog supply rail and provides the current for gate drivers until switch-over function becomes enable. Apply a 10- μ F (at least 4.7- μ F), high-quality X5R or X7R ceramic capacitor from VREG5 to (power) GND in adjacent to the device.

VREG5 SWITCHOVER

When EN1 is high, PGOOD1 indicates *GOOD* and a voltage of more than 4.8 V is applied to V5SW, the internal 5V-LDO is shut off and the VREG5 is shorted to V5SW by an internal MOSFET after an 7.7-ms delay. When the V5SW voltage becomes lower than 4.65 V, EN1 becomes low, or PGOOD1 indicates *BAD*, the internal switch is turned off, and the internal 5V-LDO resumes immediately.

BASIC PWM OPERATIONS

The main control loop of the SMPS is designed as a fixed frequency, pulse width modulation (PWM) controller. It supports two control schemes; a peak current mode and a proprietary D-CAP mode. Current mode achieves stable operation with any type of output capacitors, including low ESR capacitor(s) such as ceramic or specialty polymer capacitors. D-CAP mode does not require an external compensation circuit, and is suitable for relatively larger ESR capacitor(s) configuration. These control schemes are selected with FUNC pin. See Table 4.

CURRENT MODE

The current mode scheme uses the output voltage information and the inductor current information to regulate the output voltage. The output voltage information is sensed by VFBx pin. The signal is compared with the internal 1-V reference and the voltage difference is amplified by a transconductance amplifier (VFB-AMP). The inductor current information is sensed by CSPx and CSNx pins. The voltage difference is amplified by another transconductance amplifier (CS-AMP). The output of the VFB-AMP indicates the target peak inductor current. If the output voltage decreases, the TPS51220A increases the target inductor current to raise the output voltage. Alternatively, if the output voltage rises, the TPS51220A decreases the target inductor current to reduce the output voltage.

At the beginning of each clock cycle, the high-side MOSFET is turned on, or becomes 'ON' state. The high-side MOSFET is turned off, or becomes *OFF* state, after the inductor current becomes the target value which is determined by the combination value of the output of the VFB-AMP and a ramp compensation signal. The ramp compensation signal is used to prevent sub-harmonic oscillation of the inductor current control loop. The high-side MOSFET is turned on again at the next clock cycle. By repeating the operation in this manner, the controller regulates the output voltage. The synchronous low-side or the *rectifying* MOSFET is turned on each *OFF* state to keep the conduction loss minimum.

D-CAP™ MODE

With the D-CAP mode operation, the PWM comparator compares VREF2 with the combination value of the COMP voltage, VFB-AMP output, and the ramp compensation signal. When the both signals are equal at the peak of the voltage sense signal, the comparator provides the *OFF* signal to the high-side MOSFET driver. Because the compensation network is implemented on the part and the output waveform itself is used as the error signal, external circuit is simplified. Another advantage is its inherent fast transient response. A trade-off is a sufficient amount of ESR required in the output capacitor. The D-CAP™ mode is suitable for relatively larger output ripple voltage application. The inductor current information is used for the overcurrent protection and light load operation.



PWM FREQUENCY CONTROL

The TPS51220A has a fixed frequency control scheme with 180° phase shift. The switching frequency can be determined by an external resistor which is connected between RF pin and GND, and can be calculated using Equation 1.

$$f_{SW}[kHz] = \frac{1 \times 10^5}{RF[k\Omega]}$$
 (1)

TPS51220A can also synchronize to more than 2.5 V amplitude external clock by applying the signal to the RF pin. The set timing of channel 1 initiates at the raising edge (1.3 V typ) of the clock and channel 2 initiates at the falling edge (1.1 V typ). Therefore, the 50% duty signal makes both channels 180° phase shift.

When the external clock synchronization is selected, the following conditions are required.

- Remove RF resistor
- Add clock signal before EN1 or EN2 turning on

The TPS51220A does NOT support switching frequency change on-the-fly. (neither from the switching frequency set by the RF resistor to the external clock, nor vice versa)




Figure 41. Switching Frequency vs RF

180 Degrees Phase Shift and Blanking Time

The two channels of the SMPS operate 180 degrees phase shift. This scheme helps in reducing the input RMS current. As a result, the device provides the benefits of saving the number and power loss of the input bulk capacitors. To minimize interaction between the two channels caused by switching noise, blanking time is implemented. The loop comparator output is masked during the blanking time to avoid false turning off the channel.

There are two cases where the inter-channel communication can take place:

- 1. One channel's switching node falling edge is close to another channel's switching node rising edge.
- 2. One channel's switching node falling edge is close to another channel's switching node falling edge.



In both cases, the TPS51220A shows jitter inherent to the blanking time. Since the device is a fixed frequency controller, the rising edge of the switching node is settled at the clock cycle. Consequently, jitter is observed at a period of switching node falling edge. This jitter does not represent small signal instability. In fact, jittering is a normal action of control loop against timing deviation caused by any accidental event such as noise, or the blanking time, adjusting back to the regulation point. A small amount of jittering does not harm the voltage regulation. However; if the user wants a further reduction of jitter, using the external clock synchronization provides adjustable phase shift between channels to avoid overlapping of switching events. See the *PWM Frequency Control* section.

LIGHT LOAD OPERATION

The TPS51220A automatically reduces switching frequency at light load conditions to maintain high efficiency if *Auto Skip* or *Out-of-Audio*™ mode is selected by SKIPSELx. This reduction of frequency is achieved by skipping pulses. As the output current decreases from heavy load condition, the inductor current is also reduced and eventually comes to the point that its *peak* reaches a predetermined current, I_{LL(PEAK)}, which indicates the boundary between heavy-load and light-load conditions. Once the top MOSFET is turned on, the TPS51220A does not allow it to be turned off until it reaches I_{LL(PEAK)}. This eventually causes an overvoltage condition to the output and pulse skipping. From the next pulse after zero-crossing is detected, I_{LL(PEAK)} is limited by the ramp-down signal I_{LL(PEAK)RAMP}, which starts from 25% of the overcurrent limit setting (I_{OCL(PEAK)}: (see the *Current Protection* section) toward 5% of I_{OCL(PEAK)} over one switching cycle to prevent causing large ripple. The transition load point to the light load operation I_{LL(DC)} can be calculated in Equation 2.

$$I_{LL(DC)} = I_{LL(PEAK)} - 0.5 \times I_{IND(RIPPLE)}$$

$$I_{IND(RIPPLE)} = \frac{1}{L \times f_{SW}} \times \frac{(V_{IN} - V_{OUT}) \times V_{OUT}}{V_{IN}}$$
(2)

where

$$I_{LL(PEAK)RAMP} = (0.2 - 0.13 \times t \times f_{SW}) \times I_{OCL(PEAK)}$$
(4)

Switching frequency versus output current in the light load condition is a function of L, f, V_{IN} and V_{OUT} , but it decreases almost proportionally to the output current from the $I_{LL(DC)}$, as described in Equation 2; while maintaining the switching synchronization with the clock. Due to the synchronization, the switching waveform in boundary load condition (close to $I_{LL(DC)}$) appears as a sub-harmonic oscillation; however, it is the intended operation.

If SKIPSELx is tied to GND, the TPS51220A works on a constant frequency of f_{SW} regardless its load current.




Figure 42. Boundary Between Pulse Skipping and CCM

24 Submit Documentation Feedback

Copyright © 2008–2013, Texas Instruments Incorporated






Figure 43. Inductor Current Limit at Pulse Skipping

Table 2. Skip Mode Selection

SKIPSELx	GND	VREF2	VREG3	VREG5
OPERATING MODE	Continuous Conduction	Auto Skip	OOA Skip (maximum 7 skips, for <400 kHz)	OOA Skip (maximum 15 skips, for equal to or greater than 400kHz)

OUT OF AUDIO SKIP OPERATION

Out-Of-Audio™ (OOA) light-load mode is a unique control feature that keeps the switching frequency above acoustic audible frequencies toward virtually no load condition while maintaining state-of-the-art high conversion efficiency. When OOA is selected, the switching frequency is kept higher than audible frequency range in any load condition. The TPS51220A automatically reduced switching frequency at light-load conditions. The OOA control circuit monitors the states of both MOSFETs and forces an *ON* state if the predetermined number of pulses are skipped. The high-side MOSFET is turned on before the output voltage declines down to the target value, so that eventually an overvoltage condition is caused. The OOA control circuit detects this overvoltage condition and begins modulating the skip-mode on time to keep the output voltage.

The TPS51220A supports a wide-switching frequency range, therefore, the OOA skip mode has two selections. See Table 2. When the 300-kHz switching frequency is selected, a maximum of seven (7) skips (SKIPSEL=3.3 V) makes the lowest frequency at 37.5 kHz. If a 15-skip maximum is chosen, it becomes 18.8 kHz, hence the maximum 7 skip is suitable for less than 400 kHz, and the maximum 15 skip is 400 kHz or greater.

99% DUTY CYCLE OPERATION

In a low-dropout condition such as 5-V input to 5-V output, the basic control loop attempts to maintain 100% of the high-side MOSFET *ON*. However, with the N-channel MOSFET used for the top switch, it is not possible to use the 100% on-cycle to charge the boot strap capacitor. When high duty is required, the TPS51220A extends the ON period (by skipping a maximum of three clock cycles and reducing the switching frequency to 25% of the steady state value) and asserts the OFF state after extended ON.

Product Folder Links: TPS51220A



HIGH-SIDE DRIVER

The high-side driver is designed to drive high current, low $R_{DS(on)}$ N-channel MOSFET(s). The drive capability is represented by its internal resistance, which is 1.7Ω for VBSTx to DRVHx, and 1Ω for DRVHx to SWx. When configured as a floating driver, 5 V of bias voltage is delivered from VREG5 supply. The instantaneous drive current is supplied by the flying capacitor between VBSTx and SWx pins. The average drive current is equal to the gate charge at Vgs = 5V times switching frequency. This gate drive current as well as the low-side gate drive current times 5 V makes the driving power which needs to be dissipated mainly from TPS51220A package. A dead time to prevent shoot through is internally generated between high-side MOSFET off to low-side MOSFET on, and low-side MOSFET off to high-side MOSFET on.

LOW-SIDE DRIVER

The low-side driver is designed to drive high-current low- $R_{DS(on)}$ N-channel MOSFET(s). The drive capability is represented by its internal resistance, which are 1.3Ω for VREG5 to DRVLx and 0.7Ω for DRVLx to GND. The 5-V bias voltage is delivered from VREG5 supply. The instantaneous drive current is supplied by an input capacitor connected between VREG5 and GND. The average drive current is also calculated by the gate charge at Vgs = 5 V times switching frequency.

CURRENT SENSING SCHEME

In order to provide both good accuracy and cost effective solution, the TPS51220A supports external resistor sensing and inductor DCR sensing. An RC network with high quality X5R or X7R ceramic capacitor should be used to extract voltage drop across DCR. 0.1µF is a good value to start the design. CSPx and CSNx should be connected to positive and negative terminal of the sensing device respectively. TPS51220A has an internal current amplifier. The gain of the current amplifier, *Gc*, is selected by TRIP terminal. In any setting, the output signal of the current amplifier becomes 100mV at the OCL setting point. This means that the current sensing amplifier normalize the current information signal based on the OCL setting. Attaching a RC network recommended even with a resistor sensing scheme to get an accurate current sensing; see the external parts selection session for detailed configurations.

Product Folder Links : TPS51220A

Copyright © 2008-2013, Texas Instruments Incorporated



ADAPTIVE ZERO CROSSING

TPS51220A has an adaptive zero crossing circuit which performs optimization of the zero inductor current detection at skip mode operation. This function pursues ideal low-side MOSFET turning off timing and compensates inherent offset voltage of the ZC comparator and delay time of the ZC detection circuit. It prevents SW-node swing-up caused by too late detection and minimizes diode conduction period caused by too early detection. As a result, better light load efficiency is delivered.

CURRENT PROTECTION

TPS51220A has cycle-by-cycle overcurrent limiting control. If the inductor current becomes larger than the overcurrent trip level, TPS51220A turns off high-side MOSFET, turns on low-side MOSFET and waits for the next clock cycle.

 $I_{OCL(PEAK)}$ sets peak level of the inductor current. Thus, the dc load current at overcurrent threshold, $I_{OCL(DC)}$, can be calculated as follows:

$$I_{OCL(DC)} = I_{OCL(PEAK)} - 0.5 \times I_{IND(RIPPLE)}$$

$$I_{OCL(PEAK)} = \frac{V_{OCL}}{R_{SENSE}}$$
(5)

where

- R_{SENSE} is resistance of current sensing device
- V_(OCL) is the overcurrent trip threshold voltage which is determined by TRIP pin voltages as shown in Table 3

In an overcurrent condition, the current to the load exceeds the current to the output capacitor thus the output voltage tends to fall down, and it ultimately crosses the undervoltage protection threshold and shutdown.

Table 3. OCL Trip and Discharge Selection

TRIP	GND	VREF2	VREG3	VREG5
V _(OCL) (OCL TRIP VOLTAGE)	V _(OCL-ULV) (ULTRA-LOW VOLTAGE)		V _(OCL-LV) (LOW VOLTAGE)	
DISCHARGE	Enable	Disable	Disable	Enable

POWERGOOD

The TPS51220A has powergood output for both switcher channels. The powergood function is activated after softstart has finished. If the output voltage becomes within $\pm 5\%$ of the target value, internal comparators detect power good state and the powergood signal becomes high after 1ms internal delay. If the output voltage goes outside of $\pm 10\%$ of the target value, the powergood signal becomes low after 1.5 μ s internal delay. Apply voltage should be less than 6V and the recommended pull-up resistance value is from $100k\Omega$ to $1M\Omega$.

OUTPUT DISCHARGE CONTROL

The TPS51220A discharges output when ENx is low. The TPS51220A discharges outputs using an internal MOSFET which is connected to CSNx and GND. The current capability of these MOSFETs is limited to discharge the output capacitor slowly. If ENx becomes high during discharge, MOSFETs are turning off, and some output voltage remains. SMPS changes over to soft-start. The PWM initiates after the target voltage overtakes the remaining output voltage. This function can be disabled as shown in Table 3.



OVERVOLTAGE/UNDERVOLTAGE PROTECTION

TPS51220A monitors the output voltage to detect overvoltage and undervoltage. When the output voltage becomes 15% higher than the target value, the OVP comparator output goes high and the circuit latches as the high-side MOSFET driver OFF and the low-side MOSFET driver ON, and shuts off another channel.

When the feedback voltage becomes lower than 70% of the target voltage, the UVP comparator output goes high and an internal UVP delay counter begins counting. After 1 ms, TPS51220A latches OFF both high-side and low-side MOSFETs, and shuts off another channel. This UVP function is enabled after soft-start has completed. OVP function can be disabled as shown in Table 4. The procedures for restarting from these protection states are:

- 1. toggle EN
- 2. toggle EN1 and EN2 or
- 3. once hit UVLO

Table 4. FUNC Logic States

FUNC	GND	VREF2	VREG3	VREG5
OVP	Enable	Disable	Enable	Disable
CONTROL SCHEME	Current mode	D-CAP mode	D-CAP mode	Current mode

UVLO PROTECTION

The TPS51220A has undervoltage lockout protections (UVLO) for VREG5, VREG3 and VREF2. When the voltage is lower than UVLO threshold voltage, TPS51220A shuts off each output as shown in Table 5. This is non-latch protection.

Table 5. UVLO Protection

	CH1/ CH2	VREG5	VREG3	VREF2
VREG5 UVLO	Off	_	On	On
VREG3 UVLO	Off	Off	_	Off
VREF2 UVLO	Off	Off	On	_

THERMAL SHUTDOWN

The TPS51220A monitors the device temperature. If the temperature exceeds the threshold value, TPS51220A shuts off both SMPS and 5V-LDO, and decreases the VREG3 current limitation to 5 mA (typically). This is non-latch protection.



APPLICATION INFORMATION

EXTERNAL PARTS SELECTION

A buck converter using the TPS51220A consists of linear circuits and a switching modulator. Figure 44 and Figure 45 show basic scheme.




Figure 44. Simplified Current Mode Functional Blocks




Figure 45. Simplified D-CAP Mode Functional Blocks

The external components can be selected by following manner.

1. Determine output voltage dividing resistors. (R1 and R2: shown in Figure 44) using Equation 7.

$$R1 = \left(V_{OUT} - 1.0\right) \times R2 \tag{7}$$

For D-CAP mode, recommended R2 value is from $10k\Omega$ to $20k\Omega$.

2. **Determine switching frequency.** Higher frequency allows smaller output capacitances, however, degrade efficiency due to increase of switching loss. Frequency setting resistor for RF-pin can be calculated by;

$$RF[k\Omega] = \frac{1 \times 10^5}{f_{sw} [kHz]}$$
(8)



3. **Choose the inductor.** The inductance value should be determined to give the ripple current of approximately 25% to 50% of maximum output current. Recommended ripple current rate is about 30% to 40% at the typical input voltage condition, next equation uses 33%.

$$L = \frac{1}{0.33 \times I_{OUT(MAX)} \times f_{SW}} \times \frac{(V_{IN(TYP)} - V_{OUT}) \times V_{OUT}}{V_{IN(TYP)}}$$
(9)

The inductor also needs to have low DCR to achieve good efficiency, as well as enough room above peak inductor current before saturation.

4. Determine the OCL trip voltage threshold, V_(OCL), and select the sensing resistor.

The OCL trip voltage threshold is determined by TRIP pin setting. To use a larger value improves the S/N ratio. Determine the sensing resistor using next equation. $I_{OCL(PEAK)}$ should be approximately 1.5 × $I_{OUT(MAX)}$ to 1.7 × $I_{OUT(MAX)}$.

$$R_{SENSE} = \frac{V_{OCL}}{I_{OCL(PEAK)}}$$
(10)

5. **Determine Rgv.** Rgv should be determined from preferable droop compensation value and is given by next equation based on the typical number of $Gmv = 500\mu S$.

$$Rgv = 0.1 \times \frac{I_{OUT(MAX)}}{I_{OCL(PEAK)}} \times V_{OUT} \times \frac{1}{Gmv \times Vdroop}$$
(11)

$$Rgv[k\Omega] = 200 \times \frac{I_{OUT(MAX)}}{I_{OCL(PEAK)}} \times \frac{V_{OUT}[V]}{Vdroop[mV]}$$
(12)

If no-droop is preferred, attach a series RC network circuit instead of single resistor. Series resistance is determined using Equation 12 . Series capacitance can be arbitrarily chosen to meet the RC time constant, but should be kept under 1/10 of f_o . For D-CAP mode, Rgv is used for adjusting ramp compensation. $10k\Omega$ is a good value to start design with. $6k\Omega$ to $20k\Omega$ can be chosen.

6. Determine output capacitance Co to achieve a stable operation using the next equation. The 0 dB frequency, f_o , should be kept under 1/3 of the switching frequency.

$$f_0 = \frac{5}{\pi} \times I_{\text{OCL(PEAK)}} \times \frac{1}{V_{\text{OUT}}} \times \frac{\text{Gmv} \times \text{Rgv}}{\text{Co}} < \frac{f \text{sw}}{3}$$
(13)

$$Co > \frac{15}{\pi} \times I_{OCL(PEAK)} \times \frac{1}{V_{OUT}} \times \frac{Gmv \times Rgv}{fsw}$$
(14)

For D-CAP mode, f_o is determined by the output capacitor's characteristics as below.

$$f_0 = \frac{1}{2\pi \times \text{ESR} \times \text{Co}} < \frac{f\text{sw}}{3}$$
 (15)

$$Co > \frac{3}{2\pi \times ESR \times fsw}$$
 (16)

For better jitter performance, a sufficient amount of feedback signal is required at VFBx pin. The recommended signal level is approximately 30mV per t_{sw} (switching period) of the ramping up rate, and more than 4 mV of peak-to-peak voltage.






Figure 46. Required voltage feedback ramp signal

7. **Calculate Cc.** The purpose of this capacitance is to cancel zero caused by *ESR* of the output capacitor. If ceramic capacitor(s) is used, there is no need for Cc. If a combination of different capacitors is used, attach a RC network circuit instead of single capacitance to cancel zeros and poles caused by the output capacitors. With single capacitance, Cc is given in Equation 17.

$$Cc = Co \times \frac{ESR}{Rgv}$$
 (17)

For D-CAP mode, basically Cc is not needed.

8. **Choose MOSFETs** Generally, the on resistance affects efficiency at high load conditions as conduction loss. For a low output voltage application, the duty ratio is not high enough so that the on resistance of high-side MOSFET does not affect efficiency; however, switching speed (t_r and t_f) affects efficiency as switching loss. As for low-side MOSFET, the switching loss is usually not a main portion of the total loss.

RESISTOR CURRENT SENSING

For more accurate current sensing with an external resistor, the following technique is recommended. Adding an RC filter to cancel the parasitic inductance of resistor, this filter value is calculated using Equation 18.

$$Cx \times Rx = \frac{Lx}{Rs}$$
 (18)

This equation means time-constant of Cx and Rx should match the one of Lx (ESL) and Rs.




Figure 47. External Resistor Current Sensing



INDUCTOR DCR CURRENT SENSING

To use inductor DCR as current sensing resistor (Rs), the configuration needs to change as below. However, the equation that must be satisfied is the same as the one for the resistor sensing.




Figure 48. Inductor DCR Current Sensing




Figure 49. Inductor DCR Current Sensing With Voltage Divider

TPS51220A has fixed $V_{(OCL)}$ point (60 mV or 31 mV). In order to adjust for DCR, a voltage divider can be configured a described in Figure 49.

For Rx, Rc and Cx can be calculated as shown below, and overcurrent limitation value can be calculated as follows:

$$Cx \times (Rx//Rc) = \frac{Lx}{Rs}$$
(19)

$$I_{OCL(PEAK)} = V_{OCL} \times \frac{1}{Rs} \times \frac{Rx + Rc}{Rc}$$
(20)

Figure 50 shows the compensation technique for the temperature drifts of the inductor DCR value. This scheme assumes the temperature rise at the thermistor (R_{NTC}) is directly proportional to the temperature rise at the inductor.






Figure 50. Inductor DCR Current Sensing With Temperature Compensate

LAYOUT CONSIDERATIONS

Certain points must be considered before starting a PCB layout work using the TPS51220A.

Placement

- Place RC network for CSP1 and CSP2 close to the device pins.
- Place bypass capacitors for VREG5, VREG3 and VREF2 close to the device pins.
- Place frequency-setting resistor close to the device pin.
- Place the compensation circuits for COMP1 and COMP2 close to the device pins.
- Place the voltage setting resistors close to the device pins, especially when D-CAP mode is chosen.

Routing (sensitive analog portion)

- Use separate traces for; see Figure 51
 - Output voltage sensing from current sensing (negative-side)
 - Output voltage sensing from V5SW input (when V_{OUT} = 5V)
 - Current sensing (positive-side) from switch-node




Figure 51. Sensing Trace Routings

Use Kelvin sensing traces from the solder pads of the current sensing device (inductor or resistor) to current



sensing comparator inputs (CSPx and CSNx). (See Figure 52)




Figure 52. Current Sensing Traces

- Use small copper space for VFBx. These are short and narrow traces to avoid noise coupling
- Connect VFB resistor trace to the positive node of the output capacitor.
- Use signal GND for VREF2 and VREG3 capacitors, RF and VFB resistors, and the other sensitive analog components. Placing a signal GND plane (underneath the IC, and fully covered peripheral components) on the internal layer for shielding purpose is recommended. (See Figure 53)
- Use a thermal land for PowerPAD™. Five or more vias, with 0.33-mm (13-mils) diameter connected from the thermal land to the internal GND plane, should be used to help dissipation. Do NOT connect the GND-pin to this thermal land on the surface layer, underneath the package.

Routing (power portion)

- Use wider/shorter traces of DRVL for low-side gate drivers to reduce stray inductance.
- Use the parallel traces of SW and DRVH for high-side MOSFET gate drive, and keep them away from DRVL.
- Connect SW trace to source terminal of the high-side MOSFET.
- Use power GND for VREG5, VIN and V_{OUT} capacitors and low-side MOSFETs. Power GND and signal GND should be connected near the device GND terminal. (See Figure 53)




Figure 53. GND Layout Example



APPLICATION CIRCUITS




Figure 54. Current Mode, DCR Sensing, 5-V/8-A, 3.3-V/8-A, 330-kHz



Table 6. Current Mode, DCR Sensing, 5-V/8-A, 3.3-V/8-A, 330-kHz

SYMBOL	SPECIFICATION	MANUFACTURER	PART NUMBER
C11	$2 \times 330 \ \mu\text{F}, 6.3 \ \text{V}, 18 \ \text{m}\Omega$	Sanyo	6TPE330MIL
C12	2 × 10 μF, 25 V	Murata	GRM32DR71E106K
C21	470 μF, 4.0V, 15 mΩ	Sanyo	4TPE470MFL
C22	2 × 10 μF, 25 V	Murata	GRM32DR71E106K
L1	$3.3~\mu H,10.7~A,10.5~m\Omega$	токо	FDV1040-3R3M
L2	$3.3~\mu H,10.7~A,10.5~m\Omega$	токо	FDV1040-3R3M
Q11, Q21	30-V, 12 A, 10.5 mΩ	Fairchild	FDMS8692
Q12, Q22	30 V, 18 A, 5.4 mΩ	Fairchild	FDMS8672AS

Submit Documentation Feedback






Figure 55. Current Mode (Non-Droop), DCR Sensing, 5-V/8-A, 3.3-V/8-A, 330-kHz



Table 7. Current Mode (Non-droop), DCR Sensing, 5-V/8-A, 3.3-V/8-A, 330-kHz

SYMBOL	SPECIFICATION	MANUFACTURER	PART NUMBER
C11	2 x 330 μF, 6.3 V 18 mΩ	Sanyo	6TPE330MIL
C12	2 x 10 μF, 25 V	Murata	GRM32DR71E106K
C21	470 μF, 4.0V, 15 m Ω	Sanyo	4TPE470MFL
C22	2 x 10 μF, 25 V	Murata	GRM32DR71E106K
L1	3.3 μH , 10.7 A, 10.5 $m\Omega$	токо	FDV1040-3R3M
L2	3.3 μH , 10.7 A, 10.5 $m\Omega$	токо	FDV1040-3R3M
Q11, Q21	30-V, 12-A, 10.5 mΩ	Fairchild	FDMS8692
Q12, Q22	30-V, 18-A, 5.4 mΩ	Fairchild	FDMS8672AS

Submit Documentation Feedback

Product Folder Links: TPS51220A






Figure 56. D-CAP Mode, DCR Sensing, 5-V/8-A, 3.3-V/8-A, 330-kHz



Table 8. D-CAP Mode, DCR Sensing, 5-V/ 8-A, 3.3-V/8-A, 330-kHz

SYMBOL	SPECIFICATION	MANUFACTURER	PART NUMBER
C11	$2~x~330~\mu F,~6.3~V,~18~m\Omega$	Sanyo	6TPE330MIL
C12	2 x 10 μF, 25 V	Murata	GRM32DR71E106K
C21	470 μF, 4.0V, 15 mΩ	Sanyo	4TPE470MFL
C22	2 x 10 μF, 25 V	Murata	GRM32DR71E106K
L1	$3.3~\mu H,~10.7~A,~10.5~m\Omega$	токо	FDV1040-3R3M
L2	$3.3~\mu H,~10.7~A,~10.5~m\Omega$	токо	FDV1040-3R3M
Q11, Q21	30 V, 12 A, 10.5 mΩ	Fairchild	FDMS8692
Q12, Q22	30 V, 18 A, 5.4 mΩ	Fairchild	FDMS8672AS

Submit Documentation Feedback

Product Folder Links: TPS51220A






Figure 57. Current Mode, DCR Sensing, 5-V/5-A, 3.3-V/5-A, 300-kHz



Table 9. Current Mode, DCR Sensing, 5-V/5-A, 3.3-V/5-A, 300-kHz

SYMBOL	SPECIFICATION	MANUFACTURER	PART NUMBER
C11	$2 \times 120 \ \mu F, 6.3 V, 15 \ m\Omega$	Panasonic	EEFCX0J121R
C12	2 × 10 μF, 25 V	Murata	GRM32DR71E106K
C21	$2 \times 220 \ \mu F, 4.0 \ V, 15 \ m\Omega$	Panasonic	EEFCX0G221R
C22	2 × 10 μF, 25 V	Murata	GRM32DR71E106K
L1	4.0 μH, 10.3 A, 6.6 mΩ	Sumida	CEP125-4R0MC-H
L2	4.0 μH, 10.3 A, 6.6 mΩ	Sumida	CEP125-4R0MC-H
Q11, Q21	30 V, 13.6 A, 9.5 mΩ	IR	IRF7821
Q12, Q22	30 V, 13.8 A, 5.8 mΩ	IR	IRF8113

REVISION HISTORY

Cł	nanges from Original (December 2008) to Revision A	Page
•	Changed t _(SSDYL) - SoftStart Delay Typical value From: 140 To: 200	5
•	Changed t _(SS) - SoftStart Delay Typical value From: 800 To 960	5
Cł	nanges from Revision A (March 2009) to Revision B	Page
•	Changed SW1 and SW2 Abs Max range From: -5 to 34 To: -7 to 34	3
•	Changed DRVH1, DRVH2 Abs Max range From: -5 to 39 To: -7 to 39	3
•	Added a row to the Recommended Operating Conditions table - DRVH1, DRVH2 (negative overshoot -6 V for t < 20% duration of the switching period)	3
•	Added a row to the Recommended Operating Conditions table - SW1, SW2 (negative overshoot -6 V for t < 20% duration of the switching period	3
•	Changed the legend of Figure 22 From: V _I = 12 V To: Auto-Skip	14
•	Changed the legend of Figure 27 From R_{GV} = 1 k Ω To: R_{GV} = 10 k	16
•	Changed the time scale of Figure 36 From: 1 mec/div To: 10msec/div	19
•	Changed the time scale of Figure 37 From: 1 mec/div To: 10msec/div	19
<u>•</u>	Added subsection: 180 Degrees Phase Shift and Blanking Time	23
Cł	nanges from Revision B (October 2009) to Revision C	Page
•	Added RSN dissipation rating information	3
•	Added RSN package ordering information	4
•	Added RSN package electrical specifications	6
•	Added the RSN package pinout	8
Cł	nanges from Revision C (November 2009) to Revision D	Page
•	Changed the device number in the pin package drawings From: TPS51120A To: TPS51220A	8
Cł	nanges from Revision D (FEBRUARY 2010) to Revision E	Page
•	Added DRVH1 and DRVH2 parameters to ABSOLUTE MAXIMUM RATINGS table.	3
•	Added DRVL1 and DRVL2 parameters to ABSOLUTE MAXIMUM RATINGS table.	3

Submit Documentation Feedback

Copyright © 2008–2013, Texas Instruments Incorporated





10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS51220ARSNR	ACTIVE	QFN	RSN	32	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS 51220A	Samples
TPS51220ARSNT	ACTIVE	QFN	RSN	32	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS 51220A	Samples
TPS51220ARTVR	ACTIVE	WQFN	RTV	32	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS 51220A	Samples
TPS51220ARTVT	ACTIVE	WQFN	RTV	32	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS 51220A	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



PACKAGE OPTION ADDENDUM

10-Dec-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS51220A:

Automotive: TPS51220A-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

www.ti.com 3-Jun-2022

TAPE AND REEL INFORMATION



TAPE DIMENSIONS KO PI BO Cavity A0

A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS51220ARSNR	QFN	RSN	32	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TPS51220ARSNR	QFN	RSN	32	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TPS51220ARSNT	QFN	RSN	32	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TPS51220ARSNT	QFN	RSN	32	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TPS51220ARTVR	WQFN	RTV	32	3000	330.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2
TPS51220ARTVR	WQFN	RTV	32	3000	330.0	12.4	5.25	5.25	1.1	8.0	12.0	Q2
TPS51220ARTVT	WQFN	RTV	32	250	180.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2
TPS51220ARTVT	WQFN	RTV	32	250	180.0	12.5	5.25	5.25	1.1	8.0	12.0	Q2




www.ti.com 3-Jun-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS51220ARSNR	QFN	RSN	32	3000	367.0	367.0	35.0
TPS51220ARSNR	QFN	RSN	32	3000	367.0	367.0	35.0
TPS51220ARSNT	QFN	RSN	32	250	210.0	185.0	35.0
TPS51220ARSNT	QFN	RSN	32	250	210.0	185.0	35.0
TPS51220ARTVR	WQFN	RTV	32	3000	367.0	367.0	35.0
TPS51220ARTVR	WQFN	RTV	32	3000	338.0	355.0	50.0
TPS51220ARTVT	WQFN	RTV	32	250	210.0	185.0	35.0
TPS51220ARTVT	WQFN	RTV	32	250	338.0	355.0	50.0




- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5-1994.
 - B. This drawing is subject to change without notice.
 - C. Quad Flatpack, No-Leads (QFN) package configuration.
 - D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
 - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
 - F. Falls within JEDEC MO-220.





PLASTIC QUAD FLATPACK - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.





- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
 - B. This drawing is subject to change without notice.
 - C. QFN (Quad Flatpack No-Lead) Package configuration.
 - D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
 - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.



RSN (S-PWQFN-N32)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Exposed Thermal Pad Dimensions


4209775-2/F 03/14

NOTE: All linear dimensions are in millimeters



RSN (S-PWQFN-N32)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated