

FE	ATURES		
•	Member of the Texas Instruments Widebus™ Family	DGG, DGV, OR (TOP \	/IEW)
•	Operates From 1.65 V to 3.6 V	1 <u>0</u> E [] 1	<sup>48</sup> 1CLK
•	Inputs Accept Voltages to 5.5 V	1Q1 2	47 ] 1D1
•	Max t <sub>pd</sub> of 4.5 ns at 3.3 V	1Q2 3	46 1D2
•	Typical V <sub>OLP</sub> (Output Ground Bounce) <0.8 V at V <sub>CC</sub> = 3.3 V, T <sub>A</sub> = 25°C	GND [] 4 1Q3 [] <sup>5</sup> 1Q4 [] 6	45 GND 44 11D3 43 1D4
•	Typical V <sub>OHV</sub> (Output V <sub>OH</sub> Undershoot) >2 V at V <sub>CC</sub> = 3.3 V, T <sub>A</sub> = 25°C	V <sub>CC</sub> [ 7 1Q5 [ 8	42 0 V <sub>CC</sub> 41 0 1D5
•	I <sub>off</sub> Supports Partial-Power-Down Mode Operation	1Q6	40 ] 1D6 39 ] GND
•	Supports Mixed-Mode Signal Operation on All Ports (5-V Input and Output Voltages With 3.3-V V <sub>CC</sub> )	1Q7 [ 11 1Q8 [ 12 2Q1 [ 13	38   1D7 37   1D8 36   2D1
•	Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors	2Q2 [ 14 GND [ 15	35 2D2 34 GND
•	Latch-Up Performance Exceeds 250 mA Per JESD 17	2Q3 [ 16 2Q4 [ 17 Vcc [ 18	33 2D3 32 2D4 31 V <sub>CC</sub>
•	ESD Protection Exceeds JESD 22	V <sub>CC</sub> [ 18 2Q5 [ 19	30 2D5
	– 2000-V Human-Body Model (A114-A)	2Q5 [] 20 2Q6 [] 20	29 2D6
	- 1000-V Charged-Device Model (C101)	GND 21	28 GND
		2Q7 🛛 22	27 2D7
DE	SCRIPTION/ORDERING INFORMATION	2Q8 🛛 23	26 <b>0</b> 2D8
	s 16-bit edge-triggered D-type flip-flop is designed 1.65-V to 3.6-V $\rm V_{CC}$ operation.	2 <mark>0E</mark> [24	25 2CLK

#### **ORDERING INFORMATION**

T <sub>A</sub>	PACKA	(GE <sup>(1)</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	FBGA – GRD	- Tape and reel	SN74LVCH16374AGRDR	LDH374A
	FBGA – ZRD (Pb-free)	Tape and Teel	SN74LVCH16374AZRDR	
		Tube	SN74LVCH16374ADL	
	SSOP – DL	Tube	74LVCH16374ADLG4	LVCH16374A
	330P - DL	Topo and real	SN74LVCH16374ADL	
–40°C to 85°C		Tape and reel	74LVCH16374ADLRG4	
-40 C 10 85 C	TSSOP – DGG	Tape and reel	SN74LVCH16374ADGGR	- LVCH16374A
	1330F - DGG	Tape and Teel	74LVCH16374ADGGRG4	LVCH10374A
	TVSOP – DGV	Topo and real	SN74LVCH16374ADGVR	LDH374A
	TVSOP - DGV	Tape and reel	74LVCH16374ADGVRE4	
	VFBGA – GQL	Tapa and real	SN74LVCH16374AGQLR	LDH374A
	VFBGA – ZQL (Pb-free)	<ul> <li>Tape and reel</li> </ul>	SN74LVCH16374AZQLR	

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Widebus is a trademark of Texas Instruments.



SCAS757A-DECEMBER 2003-REVISED OCTOBER 2005

## **DESCRIPTION/ORDERING INFORMATION (CONTINUED)**

A buffered output-enable  $(\overline{OE})$  input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

OE does not affect internal operations of the flip-flop. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of this device as a translator in a mixed 3.3-V/5-V system environment.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

The SN74LVCH16374A is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. It can be used as two 8-bit flip-flops or one 16-bit flip-flop. On the positive transition of the clock (CLK) input, the Q outputs of the flip-flop take on the logic levels set up at the data (D) inputs.

This device is fully specified for partial-power-down applications using  $I_{off}$ . The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

GQL OR ZQL PACKAGE (TOP VIEW)									
	_1	2	3	4	5	6	_		
A	0	()	0	0	0	()			
в	0	()	()	()	О	()			
С	0	()	()	()	()	0			
D	0	()	()	()	(	()			
Е	0	()			()	0			
F	0	()			$\bigcirc$	0			
G	0	()	()	0	()	()			
Н	0	()	()	0	()	О			
J	0	()	()	0	()	0			
κ	0	0	0	0	0	0	J		

### TERMINAL ASSIGNMENTS<sup>(1)</sup> (56-Ball GQL/ZQL Package)

	1	2	3	4	5	6
Α	1 <del>0E</del>	NC	NC	NC	NC	1CLK
в	1Q2	1Q1	GND	GND	1D1	1D2
С	1Q4	1Q3	V <sub>CC</sub>	V <sub>CC</sub>	1D3	1D4
D	1Q6	1Q5	GND	GND	1D5	1D6
Е	1Q8	1Q7			1D7	1D8
F	2Q1	2Q2			2D2	2D1
G	2Q3	2Q4	GND	GND	2D4	2D3
н	2Q5	2Q6	V <sub>CC</sub>	V <sub>CC</sub>	2D6	2D5
J	2Q7	2Q8	GND	GND	2D8	2D7
Κ	2 <mark>0E</mark>	NC	NC	NC	NC	2CLK

(1) NC - No internal connection

#### TERMINAL ASSIGNMENTS<sup>(1)</sup> (54-Ball GRD/ZRD Package)

	1	2	3	4	5	6
Α	1Q1	NC	1 <del>0E</del>	1CLK	NC	1D1
в	1Q3	1Q2	NC	NC	1D2	1D3
С	1Q5	1Q4	V <sub>CC</sub>	V <sub>CC</sub>	1D4	1D5
D	1Q7	1Q6	GND	GND	1D6	1D7
Е	2Q1	1Q8	GND	GND	1D8	2D1
F	2Q3	2Q2	GND	GND	2D2	2D3
G	2Q5	2Q4	V <sub>CC</sub>	V <sub>CC</sub>	2D4	2D5
н	2Q7	2Q6	NC	NC	2D6	2D7
J	2Q8	NC	2 <mark>0E</mark>	2CLK	NC	2D8

(1) NC - No internal connection


		(TOP VIEW)								
		1	2	3	4	5	6			
Α	ſ	С	С	С	С	С	С			
в		С	С	С	С	С	С			
С		$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	С			
D		С	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	С			
Е		$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	С			
F		С	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	С			
G		$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	С			
н		С	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	С			
J		$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$			
								7		

**GRD OR ZRD PACKAGE** 


### FUNCTION TABLE (EACH FLIP-FLOP)

	INPUTS		OUTPUT
OE	CLK	D	Q
L	$\uparrow$	Н	Н
L	$\uparrow$	L	L
L	H or L	Х	$Q_0$
н	Х	Х	Z

### LOGIC DIAGRAM (POSITIVE LOGIC)



To Seven Other Channels



To Seven Other Channels

Pin numbers shown are for the DGG, DGV, and DL packages.

## Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT	
V <sub>CC</sub>	Supply voltage range		-0.5	6.5	V	
VI	Input voltage range <sup>(2)</sup>	but voltage range $^{(2)}$ bltage range applied to any output in the high-impedance or power-off state $^{(2)}$ bltage range applied to any output in the high or low state $^{(2)(3)}$ but clamp current $V_1 < 0$ but clamp current $V_0 < 0$ bott current $V_0 < 0$ bott current       DGG package         bott charge thermal impedance $^{(4)}$ DGV package         GQL/ZQL package       GRD/ZRD package				
Vo	Voltage range applied to any output in	age range (2)         ange applied to any output in the high-impedance or power-off state (2)         ange applied to any output in the high or low state (2)(3)         app current $V_1 < 0$ amp current $V_0 < 0$ as output current $V_0 < 0$ as current through each $V_{CC}$ or GND         DGG package         DGV package         DL package				
Vo	Voltage range applied to any output in	the high or low state <sup>(2)(3)</sup>	-0.5	-0.5         6.5           -0.5         6.5           -0.5         6.5           -0.5         6.5		
I <sub>IK</sub>	Input clamp current	V <sub>1</sub> < 0		-50	mA	
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA	
I <sub>O</sub>	Continuous output current			±50	mA	
	Continuous current through each $V_{CC}$	or GND		$\begin{array}{c cccc} 0.5 & 6.5 \\ 0.5 & 6.5 \\ 0.5 & 6.5 \\ 0.5 & V_{CC} + 0.5 \\ \hline & -50 \\ \hline & -50 \\ \hline & \pm 50 \\ \hline & \pm 100 \\ \hline & & 100 \\ \hline & & 58 \\ \hline & & 63 \\ \hline & & 42 \\ \hline & & 36 \\ \hline \end{array}$	mA	
		DGG package		70		
		DGV package		-50 ±50 ±100 70 58		
$\theta_{JA}$	Package thermal impedance <sup>(4)</sup>	DL package		63	°C/W	
		GQL/ZQL package		42		
		GRD/ZRD package		$\begin{array}{c} 6.5\\ 6.5\\ \hline \\ V_{CC} + 0.5\\ -50\\ \pm 50\\ \pm 100\\ \hline \\ 58\\ 63\\ \hline \\ 42\\ 36\\ \end{array}$		
T <sub>stg</sub>	Storage temperature range		-65	150	°C	

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

(3) The value of  $V_{CC}$  is provided in the recommended operating conditions table.

(4) The package thermal impedance is calculated in accordance with JESD 51-7.

SCAS757A-DECEMBER 2003-REVISED OCTOBER 2005

## **Recommended Operating Conditions**<sup>(1)</sup>

			MIN	MAX	UNIT	
\ <i>\</i>	Quantu unita na	Operating	1.65	3.6	V	
V <sub>CC</sub>	Supply voltage	Data retention only	1.5		V	
		V <sub>CC</sub> = 1.65 V to 1.95 V	$0.65 \times V_{CC}$			
VIH	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V	
		V <sub>CC</sub> = 2.7 V to 3.6 V	2			
		V <sub>CC</sub> = 1.65 V to 1.95 V		$0.35\times V_{CC}$		
VIL	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	V	
		V <sub>CC</sub> = 2.7 V to 3.6 V		0.8		
VI	Input voltage	L	0	5.5	V	
V	Outsut uslike se	High or low state	0	V <sub>CC</sub>	V	
Vo	Output voltage	High-impedance state	0	5.5	V	
		V <sub>CC</sub> = 1.65 V		-4		
	I Park lands to devid a constant	V <sub>CC</sub> = 2.3 V		-8		
I <sub>OH</sub>	High-level output current	V <sub>CC</sub> = 2.7 V		-12	mA	
		$V_{CC} = 3 V$		$7 \\ 2 \\ 0.35 \times V_{CC} \\ 0.7 \\ 0.8 \\ 0.5.5 \\ 0 \\ -4 \\ -8 \\ -12 \\ -24 \\ 4 \\ 8 \\ 12 \\ 24 \\ 10 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ $		
		V <sub>CC</sub> = 1.65 V		4		
	Law boot a day tangent	V <sub>CC</sub> = 2.3 V		8		
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 2.7 V		12	mA	
		$V_{CC} = 3 V$		24		
$\Delta t/\Delta v$	Input transition rise or fall rate	· · · · ·		10	ns/V	
T <sub>A</sub>	Operating free-air temperature		-40	85	°C	

(1) All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

SCAS757A-DECEMBER 2003-REVISED OCTOBER 2005

### **Electrical Characteristics**

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDIT	IONS	V <sub>cc</sub>	MIN	TYP <sup>(1)</sup>	MAX	UNIT
	I <sub>OH</sub> = -100 μA		1.65 V to 3.6 V	$V_{CC} - 0.2$			
	$I_{OH} = -4 \text{ mA}$		1.65 V	1.2			
V	$I_{OH} = -8 \text{ mA}$		2.3 V	1.7			V
V <sub>OH</sub> V <sub>OL</sub> I <sub>I</sub> I <sub>I(hold)</sub>	1 – 12 mA		2.7 V	2.2			v
	$I_{OH} = -12$ IIIA		3 V	2.4			
	$V_{OH} \begin{array}{c c c c c c c c c c c c c c c c c c c $						
	I <sub>OL</sub> = 100 μA		1.65 V to 3.6 V			0.2	
	I <sub>OL</sub> = 4 mA		1.65 V			0.45	
V <sub>OL</sub>	I <sub>OL</sub> = 8 mA		2.3 V			0.7	V
V <sub>OH</sub> V <sub>OL</sub> I <sub>I</sub> I <sub>I(hold)</sub> I <sub>off</sub> I <sub>OZ</sub> I <sub>CC</sub>	I <sub>OL</sub> = 12 mA	2.7 V			0.4		
	$I_{OL} = 24 \text{ mA}$		3 V			0.2           0.45           0.7           0.45           0.7           0.45           10           ±500           ±10           ±10           20           20           500	
l <sub>l</sub>	$V_{I} = 0$ to 5.5 V		3.6 V			±5	μA
	V <sub>I</sub> = 0.58 V	1.65.1/	(2)				
	V <sub>I</sub> = 1.07 V	1.05 V	(2)				
	V <sub>I</sub> = 0.7 V	2.2.1/	45				
I <sub>I(hold)</sub>	V <sub>I</sub> = 1.7 V		2.3 V	-45			μΑ
	V <sub>I</sub> = 0.8 V		2.1/	75			
	V <sub>I</sub> = 2 V		- 3V	-75			
	$ \begin{array}{c c c c c c c c } \mbox{H} \begin{tabular}{ c c c c c } \mbox{H} \end{tabular} & 1.65 \ V \ 0 \ 3.6 \ V \ 0 \ 1_{OH} = -4 \ mA & 1.65 \ V $			±500			
I <sub>off</sub>	$V_{I} \text{ or } V_{O} = 5.5 \text{ V}$		0			±10	μA
I <sub>OZ</sub>	$V_{O} = 0$ to 5.5 V		3.6 V			±10	μA
1	$V_{I} = V_{CC}$ or GND	n	261/			20	μA
ICC	$3.6 \text{ V} \le \text{V}_{\text{I}} \le 5.5 \text{ V}^{(4)}$	5	3.0 V			20	
$\Delta I_{CC}$	One input at $V_{CC} - 0.6 V$ , Othe	r inputs at V <sub>CC</sub> or GND	2.7 V to 3.6 V			500	μA
Ci	$V_{I} = V_{CC}$ or GND		3.3 V		5		pF
Co	$V_{O} = V_{CC}$ or GND		3.3 V		6.5		pF

(1)

All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C. This information was not available at the time of publication. (2)

(3) This is the bus-hold maximum dynamic current required to switch the input from one state to another.

(4) This applies in the disabled state only.

### **Timing Requirements**

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

		$ \begin{array}{c c} V_{CC} = 1.8 \ V & V_{CC} = 2.5 \ V \\ \pm \ 0.15 \ V & \pm \ 0.2 \ V & \\ \end{array} \right. V_{C} $		V <sub>CC</sub> =	$V_{CC} = 2.7 V$ $V_{CC} = 3.1 \\ \pm 0.3 V$		3.3 V 3 V	UNIT		
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>clock</sub>	Clock frequency		(1)		(1)		150		150	MHz
tw	Pulse duration, CLK high or low	(1)		(1)		3.3		3.3		ns
t <sub>su</sub>	Setup time, data before CLK↑	(1)		(1)		1.9		1.9		ns
t <sub>h</sub>	Hold time, data after CLK↑	(1)		(1)		1.1		1.1		ns

(1) This information was not available at the time of publication.

SCAS757A-DECEMBER 2003-REVISED OCTOBER 2005

### **Switching Characteristics**

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM TO (INPUT) (OUTPUT)		V <sub>CC</sub> = ± 0.1			V <sub>CC</sub> = 2.7 V		$V_{CC}$ = 3.3 V ± 0.3 V		UNIT	
	(INFOT)	(001201)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>			(1)		(1)		150		150		MHz
t <sub>pd</sub>	CLK	Q	(1)	(1)	(1)	(1)		4.9	1.5	4.5	ns
t <sub>en</sub>	OE	Q	(1)	(1)	(1)	(1)		5.3	1.5	4.6	ns
t <sub>dis</sub>	ŌĒ	Q	(1)	(1)	(1)	(1)		6.1	1.5	5.5	ns
t <sub>sk(o)</sub>										1	ns

(1) This information was not available at the time of publication.

## **Operating Characteristics**

 $T_A = 25^{\circ}C$ 

PARAMETER			TEST CONDITIONS	V <sub>CC</sub> = 1.8 V TYP	V <sub>CC</sub> = 2.5 V TYP	V <sub>CC</sub> = 3.3 V TYP	UNIT
C	Power dissipation capacitance	Outputs enabled	f = 10 MHz	(1)	(1)	58	pF
C <sub>pd</sub>	per flip-flop	Outputs disabled		(1)	(1)	24	

(1) This information was not available at the time of publication.

SCAS757A-DECEMBER 2003-REVISED OCTOBER 2005

VI

0 V

٧ı

0 V

٧ı

0 V

VoL


VOH

≈0 V

V<sub>LOAD</sub>/2

VM


### PARAMETER MEASUREMENT INFORMATION



S1
Open V <sub>LOAD</sub> GND

-0/	 	

N N	INPUTS		N	V	•	-	
V <sub>CC</sub>	VI	t <sub>r</sub> /t <sub>f</sub>	V <sub>M</sub>	V <sub>LOAD</sub>	CL	RL	$V_{\Delta}$
$1.8~V\pm0.15~V$	V <sub>CC</sub>	≤2 ns	V <sub>CC</sub> /2	$2 \times V_{CC}$	30 pF	<b>1 k</b> Ω	0.15 V
2.5 V $\pm$ 0.2 V	V <sub>CC</sub>	≤2 ns	V <sub>CC</sub> /2	$2 \times V_{CC}$	30 pF	<b>500</b> Ω	0.15 V
2.7 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	<b>500</b> Ω	0.3 V
3.3 V $\pm$ 0.3 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	<b>500</b> Ω	0.3 V



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ .
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
- H. All parameters and waveforms are not applicable to all devices.

## Figure 1. Load Circuit and Voltage Waveforms

TEXAS NSTRUMENTS www.ti.com

## PACKAGING INFORMATION

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
74LVCH16374ADGGRG4	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74LVCH16374ADGVRE4	ACTIVE	TVSOP	DGV	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74LVCH16374ADLG4	ACTIVE	SSOP	DL	48	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74LVCH16374ADLRG4	ACTIVE	SSOP	DL	48	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVCH16374ADGGR	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVCH16374ADGVR	ACTIVE	TVSOP	DGV	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVCH16374ADL	ACTIVE	SSOP	DL	48	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVCH16374ADLR	ACTIVE	SSOP	DL	48	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVCH16374AGQLR	ACTIVE	BGA MI CROSTA R JUNI OR	GQL	56	1000	TBD	SNPB	Level-1-240C-UNLIM
SN74LVCH16374AZQLR	ACTIVE	BGA MI CROSTA R JUNI OR	ZQL	56	1000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


# PACKAGE OPTION ADDENDUM



In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

ZQL (R-PBGA-N56)

PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-225 variation BA.
- D. This package is lead-free. Refer to the 56 GQL package (drawing 4200583) for tin-lead (SnPb).



# **MECHANICAL DATA**

PLASTIC SMALL-OUTLINE

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

## DGV (R-PDSO-G\*\*)

24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.


- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153

14/16/20/56 Pins – MO-194



GQL (R-PBGA-N56)

PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-225 variation BA.
- D. This package is tin-lead (SnPb). Refer to the 56 ZQL package (drawing 4204437) for lead-free.



# **MECHANICAL DATA**

MSSO001C - JANUARY 1995 - REVISED DECEMBER 2001

#### PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN

DL (R-PDSO-G\*\*)



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MO-118



# **MECHANICAL DATA**

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

### DGG (R-PDSO-G\*\*)

### PLASTIC SMALL-OUTLINE PACKAGE

**48 PINS SHOWN** 



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated