# Regarding the change of names mentioned in the document, such as Mitsubishi Electric and Mitsubishi XX, to Renesas Technology Corp. 

The semiconductor operations of Hitachi and Mitsubishi Electric were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.) Accordingly, although Mitsubishi Electric, Mitsubishi Electric Corporation, Mitsubishi Semiconductors, and other Mitsubishi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself.

Note : Mitsubishi Electric will continue the business operations of high frequency \& optical devices and power devices.

Renesas Technology Corp. Customer Support Dept.
April 1, 2003

## DESCRIPTION

The 4570 Group is a 4-bit single-chip microcomputer designed with CMOS technology. Its CPU is that of the 4500 series using a simple, high-speed instruction set. The computer is equipped with a carrier wave output circuit for remote control, an 8-bit timer with a reload register, a 10-bit timer with a reload register, and an 8 -bit timer with two reload registers.
The various microcomputers in the 4570 Group include variations of the built-in memory size. The mask ROM version and One Time PROM version of 4570 Group are produced as shown in the table below.

## FEATURES

- Minimum instruction execution time When $f(X i n)$ is selected for system clock $\qquad$ $1.5 \mu \mathrm{~s}$ $(f(X I N)=2.0 \mathrm{MHz}, \mathrm{VDD}=4.5 \mathrm{~V}$ to 5.5 V$)$ When $f(X I N) / 4$ is selected for system clock $2.86 \mu \mathrm{~s}$ $(\mathrm{f}(\mathrm{XIN})=4.2 \mathrm{MHz}, \mathrm{V} D \mathrm{~d}=2.0 \mathrm{~V}$ to 5.5 V$)$
- Supply voltage
2.5 V to 5.5 V (One Time PROM version) 2.0 V to 5.5 V (Mask ROM version)
- System clock switch function
$f(X i n) / 4$ or not divided
- Timers

Timer 1... 10-bit timer with a reload register and carrier wave output auto-control function
Timer 2 $\qquad$ 8-bit timer with a reload register
Timer 3... 8-bit timer with two reload registers and carrier wave generation function

- Interrupt $\qquad$ 4 sources
- Power-on reset circuit
- Watchdog timer $\qquad$ .16 bits
- Key-on wakeup function (Ports P0, P1, and P4, ON/OFF of port P4 can be switched)
- Pull-up transistor. $\qquad$ (Ports P0, P1, and P4, ON/OFF of port P4 can be switched)
- Voltage drop detection circuit
- Clock generating circuit (ceramic resonance)


## APPLICATION

Remote control transmitter

| Product | ROM (PROM) size <br> $(\times 10$ bits $)$ | RAM size <br> $(\times 4$ bits $)$ | Package | ROM type |
| :--- | :---: | :---: | :---: | :---: |
| M34570M4-XXXFP | 4096 words | 128 words | 36P2R-A | Mask ROM |
| M34570M8-XXXFP | 8192 words | 128 words | 36P2R-A | Mask ROM |
| M34570MD-XXXFP | 16384 words | 128 words | 36P2R-A | Mask ROM |
| M34570E8FP | 8192 words | 128 words | 36P2R-A | One Time PROM |
| M34570EDFP * | 16384 words | 128 words | 36P2R-A | One Time PROM |

*: Under development (Jan. 1999)

## PIN CONFIGURATION (TOP VIEW)

M34570Mx-XXXFP


Outline 36P2R-A

BLOCK DIAGRAM


## PERFORMANCE OVERVIEW

| Parameter |  |  | Function |
| :---: | :---: | :---: | :---: |
| Number of basic instructions |  |  | 99 |
| Minimum instruction execution time |  |  | $1.5 \mu \mathrm{~s}(\mathrm{f}(\mathrm{XIN})=2.0 \mathrm{MHz}$ :system clock $=\mathrm{f}(\mathrm{XIN}): \mathrm{VDD}=5.0 \mathrm{~V})$ |
|  |  |  | $2.86 \mu \mathrm{~s}(\mathrm{f}(\mathrm{XIN})=4.2 \mathrm{MHz}$ :system clock $=\mathrm{f}(\mathrm{XIN}) / 4: \mathrm{VDD}=5.0 \mathrm{~V})$ |
| Memory sizes | ROM | M34570M4 | 4096 words $\times 10$ bits |
|  |  | M34570M8 | 8192 words $\times 10$ bits |
|  |  | M34570MD | 16384 words $\times 10$ bits |
|  |  | M34570E8 | 8192 words $\times 10$ bits |
|  |  | M34570ED | 16384 words $\times 10$ bits |
|  | RAM |  | 128 words $\times 4$ bits |
| Input/Output ports | D0-D9 | Output | Ten independent output ports; port D9 is also used as the Tout output pin. |
|  | $\mathrm{PO}_{0}-\mathrm{PO}_{3}$ | I/O | 4-bit I/O port; every pin of the ports has a key-on wakeup function and a pull-up function. |
|  | $\mathrm{P}_{10}-\mathrm{Pl}_{3}$ | I/O | 4-bit I/O port; every pin of the ports has a key-on wakeup function and a pull-up function. |
|  | $\mathrm{P} 20, \mathrm{P} 21$ | Input | 2-bit input port, port P21 is also used as INT input pin. |
|  | $\mathrm{P} 30-\mathrm{P} 33$ | I/O | 4-bit I/O port |
|  | P40-P43 | Input | 4-bit input port; both pull-up function and key-on wakeup function can be switched by software. |
|  | CARR | Output | 1-bit output port (CMOS output) |
|  | Tout | Output | 1-bit output pin; Tout output pin is also used as port D9. |
|  | INT | Input | 1-bit input pin with a key-on wakeup function. INT input pin is also used as port P21. |
| Timers | Timer 1 |  | 10-bit timer with a reload register and carrier wave output auto-control function |
|  | Timer 2 |  | 8-bit timer with a reload register |
|  | Timer 3 |  | 8 -bit timer with two reload registers and carrier wave generation function |
| Interrupt | Sources |  | 4 (one for external and three for timer) |
|  | Nesting |  | 1 level |
| Subroutine nesting |  |  | 8 levels (however, only 7 levels can be used when an interrupt is used or the TABP p instruction is executed) |
| Device structure |  |  | CMOS silicon gate |
| Package |  |  | 36-pin plastic molded SSOP |
| Operating temperature range |  |  | $-20^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| Supply voltage |  |  | 2.0 V to 5.5 V for mask ROM version (2.5 V to 5.5 V for One Time PROM version) |
| Power dissipation (typical value) | at active |  | $1.3 \mathrm{~mA}(\mathrm{f}(\mathrm{XIN})=4.2 \mathrm{MHz}$ : system clock $=\mathrm{f}(\mathrm{XIN}) / 4, \mathrm{VdD}=5.0 \mathrm{~V}$ ) |
|  |  |  | $0.5 \mathrm{~mA}(\mathrm{f}(\mathrm{XIN})=1.0 \mathrm{MHz}$ : system clock $=\mathrm{f}(\mathrm{XIN}), \mathrm{VdD}=3.0 \mathrm{~V})$ |
|  | at RAM b | ack-up | $0.1 \mu \mathrm{~A}$ ( $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{V} \mathrm{DD}=5 \mathrm{~V}$, typical value) |

## DEFINITION OF CLOCK AND CYCLE

- System clock

The system clock is the basic clock for controlling this product.
The system clock can be selected by bit 3 of the clock control register MR as shown in the table below.

Table Selection of system clock

| MR3 | System clock |
| :---: | :--- |
| 0 | $\mathrm{f}(\mathrm{XiN})$ |
| 1 | $\mathrm{f}(\mathrm{XIN}) / 4$ |

Note: $\mathrm{f}(\mathrm{XIN}) / 4$ is selected immediately after system is released from reset.

- Instruction clock

The instruction clock is the standard clock for controlling CPU. The instruction clock is a signal derived from dividing the system clock by 3. The one cycle of the instruction clock is equivalent to the one machine cycle.

- Machine cycle

The machine cycle is the standard cycle required to execute the instruction.

## PIN DESCRIPTION

| Pin | Name | Input/Output | Function |
| :---: | :---: | :---: | :---: |
| Vdd | Power supply | - | Connected to a plus power supply. |
| Vss | Ground | - | Connected to a 0 V power supply. |
| CNVss | CNVss | Input | Connect CNVss to Vss and apply "L" (0V) to CNVss certainly. |
| RESET | Reset input | I/O | An N-channel open-drain I/O pin for a system reset. A pull-up transistor and a capacitor are built-in this pin. When the watchdog timer causes the system to be reset or the low-supply voltage is detected, the RESET pin outputs " $L$ " level. |
| XIN | Clock input | Input |  |
| Xout | Clock output | Output | pin and Xout pin. A feedback resistor is built-in between them. |
| D0-D9 | Output port D | Output | Each pin of port D has an independent 1-bit wide output function. Port D 9 is also used as Tout output pin. The output structure is N -channel open-drain. |
| P00-P03 | I/O port P0 | 1/O | 4-bit I/O port. It can be used as an input port when the output latch is set to "1." The output structure is N-channel open-drain. Every pin of the ports has a key-on wakeup function and a pull-up function. |
| P10-P13 | I/O port P1 | 1/O | 4-bit I/O port. It can be used as an input port when the output latch is set to "1. The output structure is N-channel open-drain. Every pin of the ports has a key-on wakeup function and a pull-up function. |
| P20, P21 | Input port P2 | I/O | 2-bit input port. Port P2 ${ }_{1}$ is also used as the INT input pin. |
| P30-P33 | I/O port P3 | 1/O | 4-bit I/O port. It can be used as an input port when the output latch is set to "1." The output structure is N -channel open-drain. |
| P40-P43 | Input port P4 | Input | 4-bit input port. Every pin of the ports has a key-on wakeup function and a pull-up function. Both functions can be switched by software. |
| CARR | Carrier wave output for remote control | Output | Carrier wave output pin for remote control transmit. The output structure is the CMOS circuit. |
| INT | Interrupt input | Input | INT input pin accepts an external interrupt and has a key-on wakeup function. INT input pin is also used as port P21. |
| Tout | Timer output | Output | Tout output pin has the function to output the timer 2 underflow signal divided by 2. Tout output pin is also used as port D9. |
| VDCE | Voltage drop detection circuit enable | Input | VDCE pin is used to control the operation/stop of the voltage drop detection circuit. The circuit is operating when " H " level is input to the VDCE pin. It is stopped when "L" level is input to this pin. |

## MULTIFUNCTION

| Pin | Multifunction | Pin | Multifunction |
| :--- | :--- | :--- | :--- |
| D9 | Tout | Tout | D9 |
| P21 | INT | INT | P21 |

Notes 1: Pins except above have just single function.
2: The port $\mathrm{D}_{9}$ is the output port and port P 21 is the input port.

## CONNECTIONS OF UNUSED PINS

| Pin | Connection | Pin | Connection |
| :---: | :---: | :---: | :---: |
| $\begin{array}{\|l\|} \hline \text { Do-D8 } \\ \text { D9/Tout } \end{array}$ | Connect to Vss, or set the output latch to " 0 " and open. | P30-P33 | Connect to Vss, or set the output latch to "0" and open. |
| $\mathrm{P} 00-\mathrm{PO} 3$ | Set the output latch to "1" and open. | P40-P43 | Connect to Vss (Note 2) or open (Note 3). |
| P10-P13 |  | CARR | Open. |
| P20, P21/INT | Connect to Vss (Note 1). |  |  |

Notes 1: When the P21/INT pin is connected to Vss pin, set the return level to "H" level by software (interrupt control register I12="1"). When the $\mathrm{P} 21 /$ INT pin is connected to Vss pin while the return level is set to "L" level, system returns from RAM back-up state immediately after system enters the RAM back-up state.
2: In order to connect ports $\mathrm{P} 40-\mathrm{P} 43$ to Vss, turn off their pull-up transistors (pull-up control register PU0i="0") by software and also invalidate the key-on wakeup functions (key-on wakeup control register K0i="0"). When these pins are connected to Vss while the key-on wakeup functions are left valid, the system fails to return from RAM back-up state. In order to make these pins open, turn on their pull-up transistors (register PU0i="1") by software ( $\mathrm{i}=0,1,2,3$ ).
Be sure to select the key-on wakeup function and the pull-up function with every one port.
3: In order to make ports P40-P43 open, turn on their pull-up transistors (register PU0i= "1") by software ( $\mathrm{i}=0,1,2,3$ ).
(Note in order to set the output latch to "0" or " 1 " or make pins open)

- After system is released from reset, a port is in a high-impedance state until the output latch of the port is set to " 0 " by software. Accordingly, the voltage level of pins is undefined and the excess of the supply current may occur.
- To set the output latch periodically is recommended because the value of output latch may change by noise or a program run away (caused by noise).
(Note in order to connect unused pins to Vss)
- To avoid noise, connect the unused pins to Vss at the shortest distance using a thick wire.


## PORT FUNCTION

| Port | Pin | Input/ <br> Output | Output structure | Control bits | Control instructions | Control registers | Remark |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Port D | D0-D8, D9/Tout | Output (10) | N -channel open-drain | 1 | $\begin{aligned} & \hline \text { SD } \\ & \text { RD } \\ & \text { CLD } \end{aligned}$ | W22 | W22 controls the switch of D9/ Tout pin |
| Port P0 | $\mathrm{P} 00-\mathrm{P} 03$ | $\begin{aligned} & \mathrm{I} / \mathrm{O} \\ & (4) \end{aligned}$ | N -channel open-drain | 4 | $\begin{aligned} & \text { OPOA } \\ & \text { IAPO } \end{aligned}$ |  | Pull-up functions Key-on wakeup functions |
| Port P1 | P10-P13 | I/O <br> (4) | N -channel open-drain | 4 | OP1A IAP1 |  | Pull-up functions Key-on wakeup functions |
| Port P2 | P20 | Input <br> (2) |  | 2 | IAP2 SNZIO |  |  |
|  | P21/INT |  |  |  | (Note) |  | Key-on wakeup function |
| Port P3 | P30-P33 | I/O | N -channel open-drain | 4 | $\begin{aligned} & \text { OP3A } \\ & \text { IAP3 } \end{aligned}$ |  |  |
| Port P4 | P40-P43 | Input <br> (4) |  | 4 | IAP4 | $\begin{aligned} & \hline \text { PU0 } \\ & \text { KO } \end{aligned}$ | Pull-up functions (programmable) Key-on wakeup functions (programmable) |

[^0]
## PORT BLOCK DIAGRAMS



PORT BLOCK DIAGRAMS (continued)


## FUNCTION BLOCK OPERATIONS CPU

(1) Arithmetic logic unit (ALU)

The arithmetic logic unit ALU performs 4-bit arithmetic such as 4-bit data addition, comparison, AND operation, OR operation, and bit manipulation.
(2) Register A and carry flag (CY)

Register $A$ is a 4-bit register used for arithmetic, transfer, exchange, and I/O operation.
Carry flag CY is a 1 -bit flag that is set to " 1 " when there is a carry with the AMC instruction (Figure 1).
It is unchanged with both A $n$ instruction and AM instruction. The value of $A_{0}$ is stored in carry flag $C Y$ with the RAR instruction (Figure 2).
Carry flag CY can be set to "1" with the SC instruction and cleared to " 0 " with the RC instruction.
(3) Registers B and E

Register $B$ is a 4-bit register used for temporary storage of 4bit data, and for 8-bit data transfer together with register A.
Register E is an 8 -bit register. It can be used for 8 -bit data transfer with register B used as the high-order 4 bits and register A as the low-order 4 bits (Figure 3).
(4) Register D

Register D is a 3-bit register.
It is used to store a 7 -bit ROM address together with register A and is used as a pointer within the specified page when the TABP p, BLA p, or BMLA p instruction is executed (Figure 4).


Fig. 1 AMC instruction execution example


Fig. 2 RAR instruction execution example


Fig. 3 Registers A, B and register E


Fig. 4 TABP p instruction execution example
(5) Stack registers (SKs) and stack pointer (SP)

Stack registers (SKs) are used to temporarily store the contents of program counter (PC) just before branching until returning to the original routine when;

- branching to an interrupt service routine (referred to as an interrupt service routine),
- performing a subroutine call, or
- executing the table reference instruction (TABP p).

Stack registers (SKs) are eight identical registers, so that subroutines can be nested up to 8 levels. However, one of stack registers is used when using an interrupt service routine or when executing a table reference instruction. Accordingly, be careful not to stack over when performing these operations together. The contents of registers SKs are destroyed when 8 levels are exceeded.
The register SK nesting level is pointed automatically by 3bit stack pointer (SP). The contents of the stack pointer (SP) can be transferred to register A with the TASP instruction.
Figure 5 shows the stack registers (SKs) structure.
Figure 6 shows the example of operation at subroutine call.
(6) Interrupt stack register (SDP)

Interrupt stack register (SDP) is a 1 -stage register. When an interrupt occurs, this register (SDP) is used to temporarily store the contents of data pointer, carry flag, skip flag, register A, and register B just before an interrupt until returning to the original routine.
Unlike the stack registers (SKs), this register (SDP) is not used when executing the subroutine call instruction and the table reference instruction.
(7) Skip flag

Skip flag controls skip decision for the conditional skip instructions and continuous described skip instructions. When an interrupt occurs, the contents of skip flag is stored automatically in the interrupt stack register (SDP) and the skip condition is retained.


Fig. 5 Stack registers (SKs) structure


Note: Returning to the BM instruction execution address with the RT instruction, and the BM instruction is equivalent to the NOP instruction.

Fig. 6 Example of operation at subroutine call
(8) Program counter (PC)

Program counter (PC) is used to specify a ROM address (page and address). It determines a sequence in which instructions stored in ROM are read. It is a binary counter that increments the number of instruction bytes each time an instruction is executed. However, the value changes to a specified address when branch instructions, subroutine call instructions, return instructions, or the table reference instruction (TABP p) is executed.
Program counter consists of PCH (most significant bit to bit 7) which specifies to a ROM page and PCL (bits 6 to 0 ) which specifies an address within a page. After it reaches the last address (address 127) of a page, it specifies address 0 of the next page (Figure 7).
Make sure that the PCH does not specify after the last page of the built-in ROM.
(9) Data pointer (DP)

Data pointer (DP) is used to specify a RAM address and consists of registers $\mathrm{Z}, \mathrm{X}$, and Y . Register Z specifies a RAM file group, register $X$ specifies a file, and register $Y$ specifies a RAM digit (Figure 8).
Register Y is also used to specify the port D bit position. When using port D, set the port D bit position to register $Y$ certainly and execute the SD or RD instruction (Figure 9).


Fig. 7 Program counter (PC) structure


Fig. 8 Data pointer (DP) structure


Fig. 9 SD instruction execution example

## PROGRAM MEMORY (ROM)

1 word of ROM is composed of 10 bits. ROM is separated every 128 words by the unit of page (addresses 0 to 127). Table 1 shows the ROM size and pages. Figure 10 shows the ROM map of M34570M8.

Table 1 ROM size and pages

| Product | ROM size <br> $(\times 10$ bits $)$ | Pages |
| :---: | :---: | :---: |
| M34570M4 | 4096 words | $32(0$ to 31$)$ |
| M34570M8 | 8192 words | $64(0$ to 63$)$ |
| M34570E8 | 8192 words | $64(0$ to 63$)$ |
| M34570MD | 16384 words | $128(0$ to 127$)$ |
| M34570ED | 16384 words | $128(0$ to 127$)$ |

Note: When the TABP instruction is executed after executing the SBK instruction, data in pages 64 to 127 can be referred. When the TABP instruction is executed after executing the RBK instruction, data in pages 0 to 63 can be referred.

A top part of page 1 (addresses 008016 to 00FF 16 ) is reserved for interrupt addresses (Figure 11). When an interrupt occurs, the address (interrupt address) corresponding to each interrupt is set in the program counter, and the instruction at the interrupt address is executed. When using an interrupt service routine, write the instruction generating the branch to that routine at an interrupt address.
Page 2 (addresses 010016 to $017 \mathrm{~F}_{16}$ ) is the special page for subroutine calls. Subroutines written in this page can be called from any page with the 1 -word instruction (BM). Subroutines extending from page 2 to another page can also be called with the BM instruction when it starts on page 2.
ROM pattern (bits 9 to 0 ) of all addresses can be used as data areas with the TABP $p$ instruction.


Fig. 10 ROM map of M34570Mx


Fig. 11 Interrupt address page (addresses 008016 to 00FF16) structure

## DATA MEMORY (RAM)

1 word of RAM is composed of 4 bits, but 1 -bit manipulation (with the $S B \mathrm{j}, \mathrm{RB} \mathrm{j}$, and $\operatorname{SZB} \mathrm{j}$ instructions) is enabled for the entire memory area. A RAM address is specified by a data pointer. The data pointer consists of registers $Z, X$, and $Y$. Set a value to the data pointer certainly when executing an instruction to access RAM.
Table 2 shows the RAM size. Figure 12 shows the RAM map.

Table 2 RAM size

| Product | RAM size |
| :---: | :---: |
| M34570Mx | 128 words $\times 4$ bits $(512$ bits $)$ |
| M34570Ex |  |

RAM 128 words $\times 4$ bits ( 512 bits)

|  | Register Z | 0 |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Register X | 0 | 1 | 2 | 3 | ... | 6 | 7 |
|  | 0 |  |  |  |  |  |  |  |
|  | 1 |  |  |  |  |  |  |  |
|  | 2 |  |  |  |  |  |  |  |
|  | 3 |  |  |  |  |  |  |  |
|  | 4 |  |  |  |  |  |  |  |
|  | 5 |  |  |  |  |  |  |  |
|  | 6 |  |  |  |  |  |  |  |
|  | 7 |  |  |  |  |  |  |  |
|  | 8 |  |  |  |  |  |  |  |
|  | 9 |  |  |  |  |  |  |  |
|  | 10 |  |  |  |  |  |  |  |
|  | 11 |  |  |  |  |  |  |  |
|  | 12 |  |  |  |  |  |  |  |
|  | 13 |  |  |  |  |  |  |  |
|  | 14 |  |  |  |  |  |  |  |
|  | 15 |  |  |  |  |  |  |  |

128 words

Fig. 12 RAM map

## INTERRUPT FUNCTION

The interrupt type is a vectored interrupt branching to an individual address (interrupt address) according to each interrupt source. An interrupt occurs when the following 3 conditions are satisfied.

- Interrupt enable flag (INTE) = "1" (Interrupt enabled)
- Interrupt enable bit = "1" (Interrupt request occurrence enabled)
- An interrupt activated condition is satisfied (request flag ="1")
Table 3 shows interrupt sources. (Refer to each interrupt request flag for details of activated conditions.)
(1) Interrupt enable flag (INTE)

The interrupt enable flag (INTE) controls whether the every interrupt enable/disable. Interrupts are enabled when INTE flag is set to " 1 " with the El instruction and disabled when INTE flag is cleared to " 0 " with the DI instruction. When any interrupt occurs, the INTE flag is automatically cleared to " 0 ," so that other interrupts are disabled until the El instruction is executed.
(2) Interrupt enable bits (V10-V13, V20-V23)

Use an interrupt enable bit of interrupt control registers V1 and V2 to select the corresponding interrupt request or skip instruction.
Table 4 shows the interrupt request flag, interrupt enable bit and skip instruction.
Table 5 shows the interrupt enable bit function.
(3) Interrupt request flag

When the activated condition for each interrupt is satisfied, the corresponding interrupt request flag is set to "1." Each interrupt request flag is cleared to " 0 " when either;

- an interrupt occurs, or
- the next instruction is skipped with a skip instruction.

Each interrupt request flag is set when the activated condition is satisfied even if the interrupt is disabled by the INTE flag or its interrupt enable bit. Once set, the interrupt request flag retains set until a clear condition is satisfied.
Accordingly, an interrupt occurs when the interrupt disable state is released while the interrupt request flag is set. If more than one interrupt request flag is set when the interrupt disable state is released, the interrupt priority level is as follows shown in Table 3.

Table 3 Interrupt sources

| Priority <br> level | Interrupt name | Activated condition | Interrupt <br> address |
| :---: | :--- | :--- | :--- |
| 1 | External 0 interrupt | Level change of <br> INT pin | Address 0 <br> in page 1 |
| 2 | Timer 1 interrupt | Timer 1 underflow | Address 4 <br> in page 1 |
| 3 | Timer 2 interrupt | Timer 2 underflow | Address 6 <br> in page 1 |
| 4 | Timer 3 interrupt | Timer 3 underflow | Address 8 <br> in page 1 |

Table 4 Interrupt request flag, interrupt enable bit and skip instruction

| Interrupt name | Request flag | Enable bit | Skip instruction |
| :--- | :---: | :---: | :---: |
| External 0 interrupt | EXF0 | V10 | SNZ0 |
| Timer 1 interrupt | T1F | V12 | SNZT1 |
| Timer 2 interrupt | T2F | V13 | SNZT2 |
| Timer 3 interrupt | T3F | V20 | SNZT3 |

Table 5 Interrupt enable bit function

| Interrupt enable bit | Occurrence of <br> interrupt request | Skip instruction |
| :---: | :---: | :---: |
| 1 | Enabled | Invalid |
| 0 | Disabled | Valid |

(4) Internal state during an interrupt

The internal state of the microcomputer during an interrupt is as follows (Figure 14).

- Program counter (PC)

An interrupt address is set in program counter. The address to be executed when returning to the main routine is automatically stored in the stack register (SK).

- Interrupt enable flag (INTE)

INTE flag is cleared to " 0 " so that interrupts are disabled.

- Interrupt request flag

Only the request flag for the current interrupt source is cleared to "0."

- Data pointer, carry flag, skip flag, registers A and B The contents of these registers and flags are stored automatically in the interrupt stack register (SDP).
(5) Interrupt processing

When an interrupt occurs, a program at an interrupt address is executed after a branch to a sequence for storing data into stack register is performed. Write the branch instruction to an interrupt service routine at an interrupt address.
Use the RTI instruction to return to main routine.
Interrupt enabled by executing the El instruction is performed after executing 1 instruction (just after the next instruction is executed). Accordingly, when the El instruction is executed just before the RTI instruction, interrupts are enabled after returning to the main routine. (Refer to Figure 13)


Fig. 13 Program example of interrupt processing


Fig. 14 Internal state when interrupt occurs


Fig. 15 Interrupt system diagram

## (6) Interrupt control register

- Interrupt control register V1

Interrupt enable bits of external 0, timer 1 and timer 2 are assigned to register V1. Set the contents of this register through register A with the TV1A instruction. The TAV1 instruction can be used to transfer the contents of register V 1 to register A .

- Interrupt control register V2

Interrupt enable bit of timer 3 is assigned to register V2. Set the contents of this register through register A with the TV2A instruction. The TAV2 instruction can be used to transfer the contents of register V 2 to register A .

Table 6 Interrupt control register

| Interrupt control register V1 |  | at reset : 00002 |  | RAM back-up : 00002 | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| V13 | Timer 2 interrupt enable bit | 0 | Interrupt disabled (SNZT2 instruction is valid) |  |  |
|  |  | 1 | Interrupt enabled (SNZT2 instruction is invalid) |  |  |
| V12 | Timer 1 interrupt enable bit | 0 | Interrupt disabled (SNZT1 instruction is valid) |  |  |
|  |  | 1 | Interrupt enabled (SNZT1 instruction is invalid) |  |  |
| V11 | Not used | 0 | This bit has no function, but read/write is enabled. |  |  |
|  |  | 1 |  |  |  |
| V10 | External 0 interrupt enable bit | 0 | Interrupt disabled (SNZO instruction is valid) |  |  |
|  |  | 1 | Interrupt enabled (SNZO instruction is invalid) |  |  |


| Interrupt control register V2 |  | at reset : 00002 |  | at RAM back-up : 00002 | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| V23 | Not used | 0 | This bit has no function, but read/write is enabled. |  |  |
|  |  | 1 |  |  |  |
| V22 | Not used | 0 | This bit has no function, but read/write is enabled. |  |  |
|  |  | 1 |  |  |  |
| V21 | Not used | 0 | This bit has no function, but read/write is enabled. |  |  |
|  |  | 1 |  |  |  |
| V2o | Timer 3 interrupt enable bit | 0 | Interrupt disabled (SNZT3 instruction is valid) |  |  |
|  |  | 1 | Interrupt enabled (SNZT3 instruction is invalid) |  |  |

Note: "R" represents read enabled, and "W" represents write enabled.
(7) Interrupt sequence

Interrupts occur only when the respective INTE flag, interrupt enable bits ( $\mathrm{V} 10-\mathrm{V} 13$ and $\mathrm{V} 20-\mathrm{V} 23$ ), and interrupt request flags (EXF0, T1F, T2F, T3F) are "1." The interrupt actually occurs 2 to 3 machine cycles after the cycle in which all three
conditions are satisfied. The interrupt occurs after 3 machine cycles only when the three interrupt conditions are satisfied on execution of instructions other than one-cycle instructions (Refer to Figure 16).

- When an interrupt request flag is set after its interrupt is enabled (Note 1)


Notes 1: The system clock $=f(\mathrm{XiN}) / 4$ is selected just after system is released from reset.
2: The address is stacked to the last cycle.
3: This interval of cycles depends on the instruction executed at the time when each interrupt activated condition is satisfied.

Fig. 16 Interrupt sequence

## EXTERNAL INTERRUPTS

An external interrupt request occurs when a valid waveform (= waveform causing the external 0 interrupt) is input to an interrupt input pin (edge detection).
The external 0 interrupt can be controlled with the interrupt control register 11 .

Table 7 External interrupt activated condition

| Name | Input pin |  | Valid waveform |
| :---: | :--- | :--- | :---: | \(\left.\begin{array}{c}Valid waveform <br>

selection bit (112)\end{array}\right]\)


Fig. 17 External interrupt circuit structure
(1) External 0 interrupt request flag (EXFO)

External 0 interrupt request flag (EXFO) is set to " 1 " when a valid waveform is input to $\mathrm{P} 21 / \mathrm{INT}$ pin.
The valid waveforms causing the interrupt must be retained at their level for 4 cycles or more of the system clock (Refer to Figure 16).
The state of EXFO flag can be examined with the skip instruction (SNZO). Use the interrupt control register V1 to select the interrupt or the skip instruction. The EXFO flag is cleared to " 0 " when an interrupt occurs or when the next instruction is skipped with the skip instruction.
The P21/INT pin need not be selected the external interrupt input INT function or the normal input port P21 function. However, the EXFO flag is set to " 1 " when a valid waveform is input to $\mathrm{P} 21 /$ INT pin even if it is used as an input port P21.

- External 0 interrupt activated condition

External 0 interrupt activated condition is satisfied when a valid waveform is input to $\mathrm{P} 21 / \mathrm{INT}$ pin.
The valid waveform can be selected from rising waveform or falling waveform. An example of how to use the external 0 interrupt is as follows.
(1) Select the valid waveform with the bit 2 of register I1.
(2) Clear the EXFO flag to "0" with the SNZO instruction.
(3) Set the NOP instruction for the case when a skip is performed with the SNZO instruction.
(4) Set both the external 0 interrupt enable bit (V10) and the INTE flag to "1."

The external 0 interrupt is now enabled. Now when a valid waveform is input to the P21/INT pin, the EXF0 flag is set to " 1 " and the external 0 interrupt occurs.

## (2) External interrupt control register

- Interrupt control register I1

Register 11 controls the valid waveform for the external 0 interrupt, the return level (valid level of wakeup signal) from the RAM back-up and P21/INT pin function. Set the contents of this register through register A with the TI1A instruction. The TAl1 instruction can be used to transfer the contents of register I1 to register A.

Table 8 External interrupt control register

| Interrupt control register I1 |  | at reset : 00002 |  | at RAM back-up : state retained | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 113 | Not used | 0 | This bit has no function, but read/write is enabled. |  |  |
|  |  | 1 |  |  |  |
| 112 | Interrupt valid waveform for INT pin/return level selection bit (Note 2) | 0 | Falling waveform ("L" level of INT pin is recognized with the SNZIO instruction)/"L" level |  |  |
|  |  | 1 | Rising waveform ("H" level of INT pin is recognized with the SNZIO instruction)/"H" level |  |  |
| 111 | Not used | 0 | This bit has no function, but read/write is enabled. |  |  |
|  |  | 1 |  |  |  |
| 110 | Not used | 0 | This bit has no function, but read/write is enabled. |  |  |
|  |  | 1 |  |  |  |

Notes 1: "R" represents read enabled, and "W" represents write enabled.
2: Depending on the input state of P21/INT pin, the external interrupt request flag EXF0 may be set to "1" when the contents of I12 is changed. Accordingly, set a value to bit 2 of register I1 and execute the SNZO instruction to clear the EXFO flag after executing at least one instruction.

## TIMERS

The 4570 Group has the programmable timers and a fixed dividing frequency timer.

- Programmable timer

The programmable timer has a reload register and enables the frequency dividing ratio to be set. It is decremented from a set value $n$. When it underflows (count to $n+1$ ), a timer interrupt request flag is set to " 1 ," new data is loaded from the reload register, and count continues (auto-reload function).

Fixed dividing frequency timer
The fixed dividing frequency timer has the fixed frequency dividing ratio ( n ). An interrupt request flag is set to " 1 " every n count of a count pulse.


Fig. 18 Auto-reload function

The 4570 Group timer consists of the following circuits.

- Prescaler : frequency divider
- Timer 1:10-bit programmable timer with the interrupt function and the carrier wave output auto-control function
- Timer 2 : 8-bit programmable timer with the interrupt function
- Timer 3 : 8-bit programmable timer with the interrupt function and the carrier wave generation function
- 16-bit timer

Prescaler, timer 1, timer 2 and timer 3 can be controlled with the timer control registers W1, W2 and W3.
16 -bit timer is the free-run counter without the control register. Each function is described below.

Table 9 Function related timers

| Circuit | Structure | Count source | Frequency dividing ratio | Use of output signal | Control register |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Prescaler | Frequency divider | - Instruction clock | 4, 8 | - Timer 1, 2 and 3 count sources | W1 |
| Timer 1 | 10-bit programmable binary down counter | - Prescaler output (ORCLK) <br> - Carrier wave generating circuit output (CARRY) | 1 to 1024 | - Timer 1 interrupt <br> - Carrier wave output auto-control <br> - Timer 2 count source | $\begin{aligned} & \hline \text { W1 } \\ & \text { (W5) } \end{aligned}$ |
| Timer 2 | 8-bit programmable binary down counter | - Prescaler output (ORCLK) <br> - Timer 1 underflow <br> - Instruction clock <br> - 16-bit timer underflow | 1 to 256 | - Timer 2 interrupt <br> - Timer 3 count source <br> - Tout output | W2 |
| Timer 3 | 8-bit programmable binary down counter | - Prescaler output (ORCLK) <br> - Timer 2 underflow <br> - $f($ Xin $)$ or $f($ Xin $) / 2$ | 1 to 256 | - Timer 3 interrupt <br> - Timer 1 count source <br> - Carrier wave | W3 |
| 16-bit timer | 16-bit fixed dividing frequency | - Instruction clock | 65536 | - Watchdog timer (15-th bit output is counted twice.) <br> - Timer 2 count source (16-bit timer underflow) |  |



Fig. 19 Timers structure

Table 10 Timer control registers

| Timer control register W1 |  | at reset : 00002 |  | at RAM back-up :00002 |
| :---: | :--- | :---: | :--- | :--- | R/W


| Timer control register W2 |  | at reset : 00002 |  |  | at RAM back-up : state retained | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| W23 | Timer 2 control bit | 0 |  | Stop (state retained) |  |  |
|  |  | 1 |  | Operating |  |  |
| W22 | Port Dg/Tout pin function selection bit | 0 |  | Port D9 |  |  |
|  |  | 1 |  | Tout pin |  |  |
| W21 | Timer 2 count source selection bits | W21 | W20 |  | Count source |  |
|  |  | 0 | 0 | Prescaler out | CLK) |  |
|  |  | 0 | 1 | Timer 1 unde | gnal |  |
| W20 |  | 1 | 0 | Instruction clock |  |  |
|  |  | 1 | 1 | 16-bit timer und | v signal |  |


| Timer control register W3 |  | at reset : 00002 |  |  | at RAM back-up : state retained |
| :---: | :--- | ---: | :--- | :--- | :--- | R/W


| Timer count value store register W5 | at reset : 002 | at RAM back-up : state retained | R/W |
| :---: | :---: | :---: | :---: |
| 2-bit register. The contents of the high-order 2 bits (bits 9 and 8 ) of the 10 -bit ROM pattern at address ( $\mathrm{D}_{2} \mathrm{D}_{1} \mathrm{D}_{1} \mathrm{~A}_{3} \mathrm{~A}_{2} \mathrm{~A}_{1} \mathrm{~A}_{0}$ ) in page $p$ specified by registers $D$ and $A$ is stored in this register W5 with the TABP p instruction. <br> In addition, data can be transferred between the low-order 2 bits of register A and this register W5 with the TW5A or TAW5 instruction. Data can be read/written to/from the high-order 2 bits of timer 1 with the T1AB or TAB1 instruction. |  |  |  |

Note: "R" represents read enabled, and "W" represents write enabled.

## (1) Timer control registers

- Timer control register W1

Register W1 controls the count source and count operation of timer 1, the frequency dividing ratio and count operation of prescaler. Set the contents of this register through register A with the TW1A instruction. The TAW1 instruction can be used to transfer the contents of register W1 to register A .

- Timer control register W2

Register W2 controls the count operation and count source of timer 2 and D9/Tout pin function. Set the contents of this register through register A with the TW2A instruction. The TAW2 instruction can be used to transfer the contents of register W2 to register A .

- Timer control register W3

Register W3 controls the count operation and count source of timer 3. Set the contents of this register through register A with the TW3A instruction. The TAW3 instruction can be used to transfer the contents of register W3 to register A.

- Timer count value store register W5

2-bit register. The contents of the high-order 2 bits (bits 9 and 8) of the 10-bit ROM pattern at address in page $p$ specified by registers $D$ and $A$ is stored in this register W5 with the TABP p instruction.
In addition, data can be transferred between the low-order 2 bits of register A and this register W5 with the TW5A or TAW5 instruction. Data can be read/written to/from the high-order 2 bits of timer 1 with the T1AB or TAB1 instruction.

## (2) Precautions

Note the following for the use of timers.

- Prescaler

Stop the prescaler operation to change its frequency dividing ratio.

- Count source

Stop timer 1, 2 or 3 counting to change its count source.

- Reading the timer count value

Stop each of the timers and then execute the TAB1, TAB2 or TAB3 instruction to read timer 1, 2 or 3 data.

- Writing to reload register R1

When writing data to reload register R1 while timer 1 is operating, avoid a timing when timer 1 underflows.

- Writing to reload register R3H

When writing data to reload register R3H while timer 3 is operating, avoid a timing when timer 3 underflows.
(3) Prescaler

Prescaler is a frequency divider. Its frequency dividing ratio can be selected. The count source of prescaler is the instruction clock.
Use the bit 2 of register W1 to select the prescaler dividing ratio and the bit 3 to start and stop its operation. When the bit 3 of register W1 is cleared to " 0 ," prescaler is initialized, and the output signal (ORCLK) stops.

## (4) Timer 1 (interrupt function)

Timer 1 is a 10-bit binary down counter with the timer 1 reload register (R1). The 10-bit data can be set in timer 1 through registers $A$, $B$ and $W 5$. Set bits 0 to 3 to register $A$, bits 4 to 7 to regiser $B$ and bits 8 to 9 to register $W 5$ to set data to timer 1. Also, ROM pattern (bits 0 to 9 ) can be set to registers A, B and W5 with the TABP p instruction. Execute the T1AB instruction to set data in timer 1.
When timer 1 stops, 10-bit data can be set simultaneously in timer 1 and the reload register (R1) with the T1AB instruction. When timer 1 is operating, data can be set only in the reload register (R1) with the T1AB instruction.
When setting the next count data to reload register R1 while timer 1 is operating, be sure to set data before timer 1 underflows.
Timer 1 starts counting after the following process;
(1) set data in timer 1 ,
(2) select the count source with bit 1 of register W 1 , (3) set the bit 0 of register W1 to "1."

Once count is started, when timer 1 underflows (the next count pulse is input after the contents of timer 1 becomes " 0 "), the timer 1 interrupt request flag (T1F) is set to " 1 ," new data is loaded from reload register R1, and count continues (auto-reload function).
When a value set in reload register $R 1$ is $n$, timer 1 divides the count source signal by $n+1(n=0$ to 1023).
Data can be read from timer 1 to registers $A, B$ and $W 5$. Stop counting and then execute the TAB1 instruction to read its data.

## (5) Timer 2 (interrupt function)

Timer 2 is an 8-bit binary counter with the timer 2 reload register (R2). Data can be set simultaneously in timer 2 and the reload register (R2) with the TAB2 instrucion. Also, data can be set only in the reload register (R2) with the TR2AB instruction.
Timer 2 starts counting after following process;
(1) set data in timer 2,
(2) select the count source with bits 0 and 1 of register W2,
(3) set the bit 3 of register W2 to "1."

Once count is started, when timer 2 underflows (the next count pulse is input after the contents of timer 2 becomes " 0 "), the timer 2 interrupt request flag (T2F) is set to " 1 ," new data is loaded from reload register R2, and count continues (auto-reload function).
When a value set in reload register $R 2$ is $n$, timer 2 divides the count source signal by $n+1(n=0$ to 255$)$.
Data can be read from timer 2 to registers $A$ and $B$ with the TAB2 instruction. Stop counting and then execute the TAB2 instruction to read its data.
(6) Timer 3

Timer 3 is an 8-bit binary down counter with the timer 3 reload registers (R3H, R3L). Data can be set simultaneously in timer 3 and the reload register (R3L) with the T3AB instruction.
Data can be set in reload register R3H with the T3HAB instruction.
Timer 3 starts counting after the following process;
(1) set data in timer 3 ,
(2) select the count source with the bits 1 and 0 of register W3,
(3) set the bit 3 of register W3 to "1."

The $f(X \operatorname{IIN})$ or $f(X$ IN $) / 2$ is selected as the count source by setting W31 to " 1 " and W3o to " 0 ."
When the $f($ Xin $)$ is selected as the system clock (bit 3 of clock control register MR= " 0 "), $f(\mathrm{XIN})$ is selected as the count source.
When the $f\left(\mathrm{XIIN}_{\mathrm{N}}\right) / 4$ is selected as the system clock (bit 3 of clock control register $\mathrm{MR}=$ " 1 "), $\mathrm{f}(\mathrm{XIN}) / 2$ is selected as the count source.
Once count is started, when timer 3 underflows (the next count pulse is input after the contents of timer 3 become " 0 "), the timer 3 interrupt request flag (T3F) is set to " 1 ," new data is loaded from reload register R3H, and count coutinues (autoreload function).
When the timer 3 underflows again after auto-reload is performed, the timer 3 interrupt request flag (T3F) is set to " 1 " and new data is reloaded from the reload register R3L and count continues. Timer 3 reloads data from reload register R3H or R3L alternately every underflow.
When the T3AB instruction is executed while timer 3 is operating, new data is set in timer 3 and reload register R3L, count is started again at the next machine cycle. At the next underflow, data is reloaded from R3H and count continues regardless that auto-reload is performed from reload register R3H or R3L at the previous underflow.
Data can be read from timer 3 through registers A and B. Stop counting and then execute the TAB3 instruction to read its data. Timer 3 can be also used as the carrier wave generating circuit.
(7) Timer output pin ( $\mathrm{D} 9 /$ Tout)

Timer output pin (D9/Tout) is used to output the timer 2 underflow signal.
The $\mathrm{D} 9 /$ Tout pin function can be selected by the bit 2 of register W2.
(8) Timer interrupt request flags (T1F, T2F, T3F)

Each timer interrupt request flag is set to " 1 " when each timer underflows. The state of these flags can be examined with the skip instructions (SNZT1, SNZT2, SNZT3).
Use the interrupt control registers V1 and V2 to select an interrupt or a skip instruction.
An interrupt request flag is cleared to " 0 " when an interrupt occurs or when the next instruction is skipped with a skip instruction.

## WATCHDOG TIMER

Watchdog timer provides a method to reset the system when a program runs wild. Watchdog timer consists of 16-bit timer (WDT), watchdog timer enable flag (WEF), and watchdog timer flags (WDF1, WDF2).
Timer WDT starts downcounting the instruction clocks as the count source immediately after system is released from reset. The underflow signal is generated when the count value reaches "000016." This underflow signal can be used as the timer 2 count source.
When the WRST instruction is executed after system is released from reset, the WEF flag is set to "1." At this time, the watchdog timer starts operating.

When the count value of timer WDT reaches "BFFF16" or "3FFF16," WDF1 flag is set to "1." Then, if the WRST instruction is not executed while the timer WDT counts 32767, the WDF2 flag is set to " 1 " and the RESET pin outputs "L" level to reset the microcomputer. In software using the watchdog timer, make sure that the WRST instruction is executed in 32766 machine cycles or less in order to keep the microcomputer operating normally. To prevent the watchdog timer from stopping in the event of misoperation, the WEF flag is designed not to be initialized once the WRST instruction has been executed. Note also that, if the WRST instruction is never executed, the watchdog timer does not start.


Fig. 20 Watchdog timer function

The contents of the WEF flag, the WDF1 and WDF2 flags and the timer WDT are initialized at the RAM back-up mode.
However, if the WDF2 flag is set to "1" at the same time that the microcomputer enters the RAM back-up mode, system reset may be performed.
When using the watchdog timer and the RAM back-up mode, initialize the WDF1 flag with the WRST instruction just before the microcomputer enters the RAM back-up mode (refer to Figure 21).


Fig. 21 Program example to enter the RAM back-up mode when using the watchdog timer

## CARRIER WAVE GENERATING CIRCUIT

The 4570 Group has a carrier wave generating circuit that generates the transfer waveform for various remote control carrier wave.
The carrier wave generating circuit outputs the signal inverted every timer 3 underflow (CARRY) from port CARR.
When using the carrier wave generating circuit, select the $f(X i s)$ or $f(X I N) / 2$ for the timer 3 count source ( $\mathrm{W} 31=" 1$ ", $\mathrm{W} 30=" 0$ ").
When the bit 3 of the clock control register MR is " 0 " (system clock=f(Xin)), $f($ Xin $)$ is selected as the count source.
When the bit 3 of the clock control register MR is " 1 " (system clock $=\mathrm{f}(\mathrm{Xin}) / 4), \mathrm{f}(\mathrm{Xin}) / 2$ is selected as the count source.
Set the count value corresponding to " L " interval of carrier wave output to timer 3 reload register R3L.
Set the count value corresponding to " H " interval of carrier wave output to timer 3 reload register R3H.
Also, timer 1 can auto-control the carrier wave output of port CARR by setting the carrier wave output control register (C2).
When timer 3 is stopped, the output level of port CARR is initialized. ("L" level)
(1) Carrier wave output control register (C2)

Timer 1 can auto-control the output enable interval and the output disable interval of the carrier wave output from port CARR by setting the bit 0 of register C2 to " 1 ." Set the contents of this register through register A with the TC2A instruction.
The setting of the output enable/disable interval is described below.
(1) Validate the carrier wave output auto-control function (C20="1").
(2) Set the count value (" $L$ " interval of carrier wave output) to timer 3 and reload register R3L.
(3) Set the count value ("H" interval of carrier wave output) to timer 3 reload register R3H.
(4) Set the count value (the output enable interval of carrier wave from port CARR) to timer 1.
(5) Select the carrier wave ( $\mathrm{W} 11=$ " 1 ") as the timer 1 count source.
(6) Operate timer 1 (W10="1").
(7) Operate timer 3 (W33="1").
(8) Set the next count value (the output disable interval of carrier wave from port CARR) to reload register R1 before timer 1 underflow occurs.

The carrier wave is output from port CARR until the first timer 3 underflow occurs. The output of the carrier wave from port CARR is disabled and the next count value is loaded from reload register R1 to timer 1 by the first timer 1 underflow. Then, the output of carrier wave is disabled until the second timer 1 underflow occurs. Also, the next enable interval of the carrier wave output can be set by setting the third count value to timer 1 reload register R1 before the second timer 1 underflow occurs.
If the carrier wave output auto-control function is invalidated (C20="0") while the carrier wave output is auto-controlled, the output of port CARR retains the state when the auto-control is invalidated regardless of timer 1 underflow. This state can be terminated by timer 1 stop ( $\mathrm{W} 10=$ " 0 ").
When the carrier wave output auto-control function is validated (C20="1") again after it is invalidated (C20="0"), the autocontrol of carrier wave output is started again when the next timer 1 underflow occurs.
Stop the timer 3 and invalidate the auto-control function by timer 1 to use the port CARR output contorl bit (C21).
(2) Notes when using the carrier wave output auto-control function

- Set the timer 1 and register C2 before timer 3 is started to operate (W33="1").
- Stop the timer 1 (W10=" 0 ") after stopping the timer 3 (W33="0") while the carrier wave output is disabled in order to stop the carrier wave output auto-control operation.
- If the carrier wave output auto-control function is invalidated ( $\mathrm{C} 20=$ " 0 ") while the carrier wave output is auto-controlled, the output of port CARR retains the state when the autocontrol is invalidated regardless of timer 1 underflow.
When the carrier wave output auto-control function is validated ( $\mathrm{C} 20=$ " 1 ") again after it is invalidated ( $\mathrm{C} 20=$ " 0 "), the auto-control by timer 1 is validated again when the next timer 1 underflow occurs.
However, when the carrier wave output auto-control bit (C20) is changed during timer 1 underflow, the error-operation may occur.
- When the carrier wave output auto-control function is selected, use the carrier wave CARRY as the timer 1 count source.
If the ORCLK is used as the count source, a short pulse may occur in port CARR output because ORCLK is not synchronized with the carrier wave.
- When the carrier wave output auto-control function is selected and data is set to reload register R1 while timer 1 is operating, avoid the timing that the contents of timer 1 becomes " 0 " to execute the T1AB instruction.

Table 11 Carrier wave output control register

| Carrier wave output control register C2 |  | at reset :002 |  | at RAM back-up :002 |
| :--- | :--- | :--- | :--- | :--- |
| C 21 | Port CARR output control bit | 0 | Port CARR "L" level output |  |
|  | 1 | Port CARR "H" level output |  |  |
| C 20 | Carrier wave output auto-control bit | 0 | Auto-control output by timer 1 is invalid |  |
|  |  | 1 | Auto-control output by timer 1 is valid |  |

Note: "W" represents write enabled.


Fig. 22 Carrier wave output auto-control by timer 1

## RESET FUNCTION

System reset is performed by applying " L " level to $\overline{\text { RESET }}$ pin for 1 machine cycle or more when the following condition is satisfied;

- the value of supply voltage is the minimum value or more of the recommended operating conditions.
Then when " H " level is applied to RESET pin, software starts from address 0 in page 0 .


Fig. 23 Reset release timing


Fig. 24 RESET pin input waveform and reset operation

## (1) Power-on reset

Reset can be automatically performed at power on (poweron reset) by the built-in power-on reset circuit. When the builtin power-on reset circuit is used, the time for the supply voltage to reach the minimum operating voltage must be set to 100
$\mu \mathrm{s}$ or less. If the rising time exceeds $100 \mu \mathrm{~s}$, connect a capacitor between the RESET pin and Vss at the shortest distance, and input " $L$ " level to RESET pin until the value of supply voltage reaches the minimum operating voltage.


Fig. 25 Power-on reset circuit example
(2) Internal state at reset

Table 12 shows port state at reset, and Figure 26 shows internal state at reset (they are retained after system is released from reset).

The contents of timers, registers, flags and RAM except those shown in Figure 26 are undefined, so set the initial values to them.

Table 12 Port state at reset

| Name | Function | State |
| :---: | :---: | :---: |
| D0-D8, D9/Tout | D0-D8, D9 | High impedance (Note 1) |
| P00-P03 | P00-P03 |  |
| P10-P13 | P10-P13 | (Vdo) level (Note 1) |
| P20, P21/INT | P20, P21 | High impedance |
| P30-P33 | P30-P33 | High impedance (Note 1) |
| P40-P43 | P40-P43 | High impedance (Note 2) |
| CARR | CARR | "L" (Vss) level |

Notes 1: Output latch is set to "1."
2: The pull-up transistor is turned off.


Fig. 26 Internal state at reset

## VOLTAGE DROP DETECTION CIRCUIT

The built-in voltage drop detection circuit is designed to detect a drop in voltage and to reset the microcomputer if the supply voltage drops below a set value.

The voltage drop detection circuit is not operated at the RAM back-up mode.


Fig. 27 Voltage drop detection reset circuit


Fig. 28 Voltage drop detection circuit operation waveform

## RAM BACK-UP MODE

The 4570 Group has the RAM back-up mode.
When the EPOF and POF instructions are executed continuously, system enters the RAM back-up state.
The POF instruction is equivalent to the NOP instruction when the EPOF instruction is not executed before the POF instruction. As oscillation is stopped retaining RAM, the function of reset circuit and states at RAM back-up mode, power dissipation can be reduced without losing the contents of RAM.
Table 13 shows the function and states retained at RAM backup. Figure 29 shows the state transition.
(1) Identification of the start condition

Warm start (return from the RAM back-up mode) or cold start (return from the normal reset state) can be identified by examining the state of the power down flag ( P ) with the SNZP instruction.
(2) Warm start condition

When the external wakeup signal is input after the system enters the RAM back-up mode by executing the EPOF and POF instructions continuously, the CPU starts executing the software from address 0 in page 0 . In this case, the $P$ flag is "1."
(3) Cold start condition

The CPU starts executing the software from address 0 in page 0 when;

- reset pulse is input to RESET pin, or
- reset by watchdog timer is performed, or
- voltage drop detection circuit detects the voltage drop.

In this case, the P flag is " 0. "

Table 13 Functions and states retained at RAM back-up

| Function | RAM back-up |
| :---: | :---: |
| Program counter (PC), registers A, B, carry flag (CY), stack pointer (SP) (Note 2) | $\times$ |
| Contents of RAM | 0 |
| Port level | 0 |
| Clock control register MR | 0 |
| Timer control register W1 | $\times$ |
| Timer control registers W2, W3 | $\bigcirc$ |
| Timer count value store register W5 | 0 |
| Interrupt control registers V1, V2 | $\times$ |
| Interrupt control register I1 | $\bigcirc$ |
| Carrier wave output control register C2 | $\times$ |
| 8-bit general-purpose register SI | 0 |
| Timer 1 function | $\times$ |
| Timer 2 function | (Note 3) |
| Timer 3 function | (Note 3) |
| Pull-up control register PU0 | $\bigcirc$ |
| Key-on wakeup control register K0 | 0 |
| External 0 interrupt request flag (EXFO) | $\times$ |
| Timer 1 interrupt request flag (T1F) | $\times$ |
| Timer 2 interrupt request flag (T2F) | (Note 3) |
| Timer 3 interrupt request flag (T3F) | (Note 3) |
| Watchdog timer flag 1 (WDF1) | $\times$ (Note 4) |
| Watchdog timer flag 2 (WDF2) | $\times$ (Note 4) |
| Watchdog timer enable flag (WEF) | $\times$ (Note 4) |
| 16-bit timer (WDT) | $\times$ (Note 4) |
| Interrupt enable flag (INTE) | $\times$ |

Notes 1: "O" represents that the function can be retained, and " $X$ " represents that the function is initialized.
Registers and flags other than the above are undefined at RAM back-up, and set an initial value after returning.
2: The stack pointer (SP) points the level of the stack register and is initialized to "1112" at RAM back-up.
3: The state of the timer is undefined.
4: Initialize the watchdog timer with the WRST instruction, and then execute the EPOF and POF instructions.
(4) Return signal

An external wakeup signal is used to return from the RAM back-up mode because the oscillation is stopped. Table 14 shows the return condition for each return source.
(5) Port P4 control registers

- Key-on wakeup control register K0

Register K0 controls the port P4 key-on wakeup function. Set the contents of this register through register A with the TKOA instruction. In addition, the TAKO instruction can be used to transfer the contents of register K0 to register A.

- Pull-up control register PU0

Register PU0 controls the ON/OFF of the port P4 pull-up transistor. Set the contents of this register through register A with the TPUOA instruction. In addition, the TAPU0 instruction can be used to transfer the contents of register PU0 to register A.

Table 14 Return source and return condition

| Return source |  | Return condition | Remarks |
| :---: | :---: | :---: | :---: |
|  | Ports P0, P1 and P4 | Return by an external falling edge input ("H" $\rightarrow$ "L"). | Port P0 shares the falling edge detection circuit with ports P1 and P4. Key-on wakeup functions of ports P0 and P1 are always valid. The keyon wakeup function valid/invalid of port P4 can be controlled with register K0. Set the port using the key-on wakeup function selected to "H" level before going into the RAM back-up mode. |
|  | P21/INT pin | Return by an external "H" level or "L" level input. <br> The EXFO flag is not set. | Select the return level ("L" level or "H" level) with the bit 2 of register I1 according to the external state before going into the RAM back-up mode. |



Stabilizing time (a) : The time required to stabilize $f(X I N)$ oscillation is automatically
generated by hardware.

Fig. 29 State transition


Fig. 30 Set source and clear source of the P flag


Fig. 31 Start condition identified example using the SNZP instruction

Table 15 Key-on wakeup control register and pull-up control register

| Key-on wakeup control register K0 |  | at reset : 00002 |  | at RAM back-up : state retained | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| KO 3 | Port P43 key-on wakeup control bit | 0 | Key-on wakeup not used |  |  |
|  |  | 1 | Key-on wakeup used |  |  |
| K02 | Port P42 key-on wakeup control bit | 0 | Key-on wakeup not used |  |  |
|  |  | 1 | Key-on wakeup used |  |  |
| K01 | Port P41 key-on wakeup control bit | 0 | Key-on wakeup not used |  |  |
|  |  | 1 | Key-on wakeup used |  |  |
| K0o | Port P4o key-on wakeup control bit | 0 | Key-on wakeup not used |  |  |
|  |  | 1 | Key-on wakeup used |  |  |


| Pull-up control register PU0 |  | at reset : 00002 |  | at RAM back-up : state retained | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{PUO}_{3}$ | Port P43 pull-up transistor control bit | 0 | Pull-up transistor OFF |  |  |
|  |  | 1 | Pull-up transistor ON |  |  |
| PU02 | Port P42 pull-up transistor control bit | 0 | Pull-up transistor OFF |  |  |
|  |  | 1 | Pull-up transistor ON |  |  |
| PU01 | Port P41 pull-up transistor control bit | 0 | Pull-up transistor OFF |  |  |
|  |  | 1 | Pull-up transistor ON |  |  |
| PU00 | Port P40 and P01 pull-up transistor control bit | 0 | Pull-up transistor OFF |  |  |
|  |  | 1 | Pull-up transistor ON |  |  |

[^1]
## CLOCK CONTROL

The clock control circuit consists of the following circuits.

- Clock generating circuit
- Control circuit to stop the clock oscillation
- System clock selection circuit
- Instruction clock generating circuit
- Control circuit to return from the RAM back-up mode


Fig. 32 Clock control circuit structure

Clock signal $f(\mathrm{XIN})$ is obtained by externally connecting a ceramic resonator. Connect this external circuit to pins XIN and Xout at the shortest distance. A feedback resistor is built-in between pins Xin and Xout.

## ROM ORDERING METHOD

Please submit the information described below when ordering Mask ROM.
(1) M34570M4-XXXFP Mask ROM Order Confirmation Form, M34570M8-XXXFP Mask ROM Order Confirmation Form, or M34570MD-XXXFP Mask ROM Order Confirmation Form
$\qquad$
(2) Data to be written into mask ROM. $\qquad$ EPROM (three sets containing the identical data)
(3) Mark Specification Form $\qquad$ 1


Fig. 33 Ceramic resonator external circuit

## LIST OF PRECAUTIONS

(1) Noise and latch-up prevention

Connect a capacitor on the following condition to prevent noise and latch-up;

- connect a capacitor (approx. $0.1 \mu \mathrm{~F}$ ) between pins VDD and Vss at the shortest distance,
- equalize its wiring in width and length, and
- use the thickest wire.

In the One Time PROM version, CNVss pin is also used as Vpp pin. Accordingly, when using this pin, connect this pin to Vss through a resistor about $5 \mathrm{k} \Omega$ (connect this resistor to CNVss/VPP pin as close as possible).

Prescaler
Stop the prescaler operation to change its frequency dividing ratio.
(3) Count source

Stop timer 1, timer 2 or timer 3 counting to change its count source.
(4) Reading the timer count value

Stop each of the timers and then execute the TAB1, TAB2 or TAB3 instruction to read timer 1, 2 or 3 data.
(5) Writing to reload register R1

When writing the data to reload register R1 while timer 1 is operating, avoid a timing when timer 1 underflows.
(6) Writing to reload register R3H

When writing the data to reload register R3H while timer 3 is operating, avoid a timing when timer 3 underflows.
(7) Notes on timer 3 operation start Set the timer 1 and register C2 before timer 3 is started to operate (W33="1").

8 Notes on carrier wave output auto-control operation stop Stop the timer 1 (W10="0") after stopping the timer 3 (W33="0") while the carrier wave output is disabled in order to stop the carrier wave output auto-control operation.
(9) Notes on setting carrier wave output control regiter C 2

If the carrier wave output auto-control function is invalidated ( $\mathrm{C} 20=$ " 0 ") while the carrier wave output is auto-controlled, the output of port CARR retains the state when the auto-control is invalidated regardless of timer 1 underflow.
When the carrier wave output auto-control function is validated ( $\mathrm{C} 20=" 1 "$ ) again after it is invalidated ( $\mathrm{C} 20=$ " 0 "), the auto-control by timer 1 is validated again when the next timer 1 underflow occurs.
However, when the carrier wave output auto-control bit (C20) is changed during timer 1 underflow, the error-operation may occur.
(10) Notes on timer 1 count source

When the carrier wave output auto-control function is selected, use the carrier wave CARRY as the timer 1 count source. If the ORCLK is used as the count source, a short pulse may occur in port CARR output because ORCLK is not synchronized with the carrier wave.
(11) Notes on writing to reload register R1 when carrier wave output auto-control operation
When the carrier wave output auto-control function is selected and data is set to reload register R 1 while timer 1 is operating, avoid the timing that the contents of timer 1 becomes " 0 " to execute the $T 1 A B$ instruction.
(12) One Time PROM version

The operating power voltage of the One Time PROM version is within the range of 2.5 V to 5.5 V .
(13) Multifunction

Note that the port D9 output function and P21 input function can be used even when Tout and INT pin function is selected.
(14) POF instruction

Note that system cannot enter the RAM back-up state when executing only the POF instruction.
Execute the POF instruction immediately after executing the EPOF instruction to enter the RAM back-up.
Be sure to disable interrupts by executing the DI instruction before executing the EPOF instruction.
(15) Program counter

Make sure that the PCH does not specify after the last page of the built-in ROM.

## (16) P21/INT pin

When the interrupt valid waveform of $\mathrm{P} 21 / \mathrm{INT}$ pin is changed with the bit 2 of register 11 in software, be careful about the following notes.

- Clear the bit 0 of register V1 to " 0 " and then change the interrupt valid waveform of $\mathrm{P} 21 / \mathrm{INT}$ pin with the bit 2 of register 11 (refer to Figure 34①).
- Clear the bit 2 of register 11 to " 0 " and execute the SNZO instruction to clear the EXFO flag after executing at least one instruction (refer to Figure 34(2). Depending on the input state of the $\mathrm{P} 2_{1} / \mathrm{INT}$ pin, the external 0 interrupt request flag (EXF0) may be set to " 1 " when the interrupt valid waveform is changed.

| LA | 4 | $;(X \times \times 02)$ |
| :--- | :--- | :--- |
| TV1A |  | ; The SNZ0 instruction is valid |
| LA | 4 |  |
| TI1A |  | ; Change of the interrupt valid waveform |
| NOP |  |  |
| SNZ0 | ;The SNZ0 instruction is executed |  |
| NOP |  |  |
| $\vdots$ | $\times:$ this bit is not related to the setting of INT. |  |

Fig. 34 External 0 interrupt program example

## SYMBOL

The symbols shown below are used in the following list of instruction function and machine instructions.

| Symbol | Contents | Symbol | Contents |
| :---: | :---: | :---: | :---: |
| A | Register A (4 bits) | WDF1 | Watchdog timer flag 1 |
| B | Register B (4 bits) | WDF2 | Watchdog timer flag 2 |
| DR | Register D (3 bits) | WEF | Watchdog timer enable flag |
| E | Register E (8 bits) | INTE | Interrupt enable flag |
| C2 | Carrier wave output control register C2 (2 bits) | EXF0 | External 0 interrupt request flag |
| SI | 8 -bit general-purpose register SI (8 bits) | P | Power down flag |
| V1 | Interrupt control register V1 (4 bits) |  |  |
| V2 | Interrupt control register V2 (4 bits) | D | Port D (10 bits) |
| 11 | Interrupt control register l1 (4 bits) | P0 | Port P0 (4 bits) |
| W1 | Timer control register W1 (4 bits) | P1 | Port P1 (4 bits) |
| W2 | Timer control register W2 (4 bits) | P2 | Port P2 (2 bits) |
| W3 | Timer control register W3 (4 bits) | P3 | Port P3 (4 bits) |
| W5 | Timer count value store register W5 (2 bits) | P4 | Port P4 (4 bits) |
| K0 | Key-on wakeup control register K0 (4 bits) | x | Hexadecimal variable |
| PU0 | Pull-up control register PU0 (4 bits) | y | Hexadecimal variable |
| MR | Clock control register MR (4 bits) | z | Hexadecimal variable |
| X | Register X (4 bits) | p | Hexadecimal variable |
| Y | Register Y (4 bits) | n | Hexadecimal constant which represents the |
| Z | Register Z (2 bits) |  | immediate value |
| DP | Data pointer (10 bits) (It consists of registers $\mathrm{X}, \mathrm{Y}$, and Z ) | i | Hexadecimal constant which represents the immediate value |
| PC | Program counter (14 bits) | j | Hexadecimal constant which represents the |
| РСН | High-order 7 bits of program counter |  | immediate value |
| PCL | Low-order 7 bits of program counter | $\mathrm{A}_{3} \mathrm{~A}_{2} \mathrm{~A}_{1} \mathrm{~A}_{0}$ | Binary notation of hexadecimal variable A |
| SK | Stack register ( 14 bits $\times 8$ ) |  | (same for others) |
| SP | Stack pointer (3 bits) |  |  |
| CY | Carry flag | $\leftarrow$ | Direction of data movement |
| R1 | Timer 1 reload register | $\leftrightarrow$ | Data exchange between a register and memory |
| R2 | Timer 2 reload register | ? | Decision of state shown before "?" |
| R3H | Timer 3 reload register | ( ) | Contents of registers and memories |
| R3L | Timer 3 reload register | - | Negate, Flag unchanged after executing |
| T1 | Timer 1 |  | instruction |
| T2 | Timer 2 | M(DP) | RAM address pointed by the data pointer |
| T3 | Timer 3 | a | Label indicating address a6 as a4 $\mathrm{a}_{3} \mathrm{a}_{2} \mathrm{a}_{1}$ ao |
| T1F | Timer 1 interrupt request flag | $\mathrm{p}, \mathrm{a}$ | Label indicating address a6 as a4 аз а2 a1 ao |
| T2F | Timer 2 interrupt request flag |  | in page p5 p4 p3 p2 p1 po |
| T3F | Timer 3 interrupt request flag | C | Hex. C + Hex. number x (also same for others) |
|  |  | + |  |
|  |  |  |  |

Note: The 4570 Group just invalidates the next instruction when a skip is performed. The contents of program counter is not increased by 2. Accordingly, the number of cycles does not change even if skip is not performed. However, the cycle count becomes " 1 " if the TABP $p$, RT, or RTS instruction is skipped.

## LIST OF INSTRUCTION FUNCTION

| Grouping | Mnemonic | Function | Grouping | Mnemonic | Function | Grouping | Mnemonic | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | TAB | $(A) \leftarrow(B)$ <br> $(B) \leftarrow(A)$ <br> $(A) \leftarrow(Y)$ $(Y) \leftarrow(A)$ |  | XAMI j | $\begin{aligned} & (\mathrm{A}) \leftarrow \rightarrow(\mathrm{M}(\mathrm{DP})) \\ & (\mathrm{X}) \leftarrow(\mathrm{X}) \operatorname{EXOR}(\mathrm{j}) \\ & \mathrm{j}=0 \text { to } 15 \\ & (\mathrm{Y}) \leftarrow(\mathrm{Y})+1 \\ & \\ & (\mathrm{M}(\mathrm{DP})) \leftarrow(\mathrm{A}) \\ & (\mathrm{X}) \leftarrow(\mathrm{X}) \operatorname{EXOR}(\mathrm{j}) \\ & \mathrm{j}=0 \text { to } 15 \end{aligned}$ |  | SB j | $\begin{aligned} & (\mathrm{Mj}(\mathrm{DP})) \leftarrow 1 \\ & \mathrm{j}=0 \text { to } 3 \\ & \\ & (\mathrm{Mj}(\mathrm{DP})) \leftarrow 0 \\ & \mathrm{j}=0 \text { to } 3 \\ & \\ & (\mathrm{Mj}(\mathrm{DP}))=0 ? \\ & \mathrm{j}=0 \text { to } 3 \end{aligned}$ |
|  | TABE | $\left(\mathrm{E}_{3}-\mathrm{E}_{0}\right) \leftarrow(\mathrm{A})$ <br> (B) $\leftarrow\left(\mathrm{E}_{7}-\mathrm{E}_{4}\right)$ <br> $(\mathrm{A}) \leftarrow\left(\mathrm{E}_{3}-\mathrm{E}_{0}\right)$ |  | TABP p | $\begin{aligned} & (\mathrm{SP}) \leftarrow(\mathrm{SP})+1 \\ & (\mathrm{SK}(\mathrm{SP})) \leftarrow(\mathrm{PC}) \\ & (\mathrm{PCH}) \leftarrow \mathrm{p} \\ & (\mathrm{PCL}) \leftarrow(\mathrm{DR} 2-\mathrm{DR}, \\ & \left.\mathrm{A}_{3}-\mathrm{Ao}\right) \\ & (\mathrm{W} 5) \leftarrow(\mathrm{ROM}(\mathrm{PC})) 9 \text { to } 8 \\ & (\mathrm{~B}) \leftarrow(\mathrm{ROM}(\mathrm{PC})) 7 \text { to } 4 \\ & (\mathrm{~A}) \leftarrow(\mathrm{ROM}(\mathrm{PC})) 3 \text { to } 0 \\ & (\mathrm{PC}) \leftarrow(\mathrm{SK}(\mathrm{SP})) \\ & (\mathrm{SP}) \leftarrow(\mathrm{SP})-1 \end{aligned}$ |  | SEAM | $\begin{aligned} & (\mathrm{A})=(\mathrm{M}(\mathrm{DP})) ? \\ & (\mathrm{~A})=\mathrm{n} ? \\ & \mathrm{n}=0 \text { to } 15 \end{aligned}$ |
|  | TDA <br> TAD <br> TAZ | $\begin{aligned} & \left(\mathrm{DR}_{2}-D R_{0}\right) \leftarrow\left(\mathrm{A}_{2}-\mathrm{A}_{0}\right) \\ & \left(\mathrm{A}_{2}-\mathrm{A}_{0}\right) \leftarrow\left(\mathrm{DR}_{2}-\mathrm{DR}_{0}\right) \\ & \left(\mathrm{A}_{3}\right) \leftarrow 0 \\ & \\ & \left(\mathrm{~A}_{1}, \mathrm{~A}_{0}\right) \leftarrow\left(\mathrm{Z}_{1}, \mathrm{Z}_{0}\right) \\ & \left(\mathrm{A}_{3}, \mathrm{~A}_{2}\right) \leftarrow 0 \end{aligned}$ |  |  |  |  | B a BL $p, a$ BLA $p$ | $\begin{aligned} & (\mathrm{PCL}) \leftarrow \mathrm{a} 6-\mathrm{a} 0 \\ & (\mathrm{PCH}) \leftarrow \mathrm{p} \\ & (\mathrm{PCL}) \leftarrow \mathrm{a} 6-\mathrm{ao} \\ & \\ & (\mathrm{PCH}) \leftarrow \mathrm{p} \\ & (\mathrm{PCL}) \leftarrow\left(\mathrm{DR}_{2}-\mathrm{DR} 0\right. \\ & \left.\mathrm{A}_{3}-\mathrm{A}_{0}\right) \end{aligned}$ |
|  | $\begin{aligned} & \text { TAX } \\ & \text { TASP } \end{aligned}$ | $\begin{aligned} & (\mathrm{A}) \leftarrow(\mathrm{X}) \\ & \left(\mathrm{A}_{2}-\mathrm{A}_{0}\right) \leftarrow\left(\mathrm{SP}_{2}-\mathrm{SP}_{0}\right) \\ & \left(\mathrm{A}_{3}\right) \leftarrow 0 \end{aligned}$ |  | AM <br> AMC | $(\mathrm{A}) \leftarrow(\mathrm{A})+(\mathrm{M}(\mathrm{DP}))$ $\begin{aligned} (\mathrm{A}) \leftarrow & (\mathrm{A})+(\mathrm{M}(\mathrm{DP})) \\ & +(\mathrm{CY}) \end{aligned}$ |  | BM a | $\begin{aligned} & (\mathrm{SP}) \leftarrow(\mathrm{SP})+1 \\ & (\mathrm{SK}(\mathrm{SP})) \leftarrow(\mathrm{PC}) \\ & (\mathrm{PCH}) \leftarrow 2 \\ & (\mathrm{PCL}) \leftarrow \mathrm{a} 6-\mathrm{a} 0 \end{aligned}$ |
|  | LXY $\mathrm{x}, \mathrm{y}$ LZ z | (X) $\leftarrow \mathrm{x}, \mathrm{x}=0$ to 15 <br> $(\mathrm{Y}) \leftarrow \mathrm{y}, \mathrm{y}=0$ to 15 <br> (Z) $\leftarrow \mathrm{z}, \mathrm{z}=0$ to 3 |  | An | $(\mathrm{CY}) \leftarrow \text { Carry }$ $\begin{aligned} & (\mathrm{A}) \leftarrow(\mathrm{A})+\mathrm{n} \\ & \mathrm{n}=0 \text { to } 15 \end{aligned}$ |  | BML p, a | $\begin{aligned} & (\mathrm{SP}) \leftarrow(\mathrm{SP})+1 \\ & (\mathrm{SK}(\mathrm{SP})) \leftarrow(\mathrm{PC}) \\ & (\mathrm{PCH}) \leftarrow \mathrm{p} \\ & (\mathrm{PCL}) \leftarrow \mathrm{a} 6-\mathrm{a} 0 \end{aligned}$ |
|  | INY | $(Y) \leftarrow(Y)+1$ |  | AND | $(\mathrm{A}) \leftarrow(\mathrm{A}) \mathrm{AND}(\mathrm{M}(\mathrm{DP}))$ | $\begin{aligned} & \overrightarrow{0} \\ & \stackrel{\rightharpoonup}{3} \\ & \stackrel{\rightharpoonup}{\omega} \end{aligned}$ | BMLA p | $(S P) \leftarrow(S P)+1$ |
|  | DEY | $(\mathrm{Y}) \leftarrow(\mathrm{Y})-1$ |  | OR | $(\mathrm{A}) \leftarrow(\mathrm{A}) \mathrm{OR}(\mathrm{M}(\mathrm{DP}))$ |  |  | $\begin{aligned} & (\mathrm{SK}(\mathrm{SP})) \leftarrow(\mathrm{PC}) \\ & (\mathrm{PCH}) \leftarrow \mathrm{p} \end{aligned}$ |
|  | TAM j | $\begin{aligned} & (\mathrm{A}) \leftarrow(\mathrm{M}(\mathrm{DP})) \\ & (\mathrm{X}) \leftarrow(\mathrm{X}) \operatorname{EXOR}(\mathrm{j}) \\ & \mathrm{j}=0 \text { to } 15 \end{aligned}$ |  | SC | $(C Y) \leftarrow 1$ $(C Y) \leftarrow 0$ |  |  | $\begin{aligned} & (P C L) \leftarrow\left(\mathrm{DR}_{2}-\mathrm{DR}_{0},\right. \\ & \left.\mathrm{A}_{3}-\mathrm{A}_{0}\right) \end{aligned}$ |
|  | XAM j | $\begin{aligned} & (A) \leftarrow \rightarrow(M(D P)) \\ & (X) \leftarrow(X) \operatorname{EXOR}(\mathrm{j}) \\ & \mathrm{j}=0 \text { to } 15 \end{aligned}$ |  | SZC | $(C Y)=0 ?$ |  | RTI | $\begin{aligned} & (\mathrm{PC}) \leftarrow(\mathrm{SK}(\mathrm{SP})) \\ & (\mathrm{SP}) \leftarrow(\mathrm{SP})-1 \end{aligned}$ |
|  |  | $\mathrm{j}=0 \text { to } 15$ |  | CMA | $(A) \leftarrow(\bar{A})$ |  | RT | $\begin{aligned} & (\mathrm{PC}) \leftarrow(\mathrm{SK}(\mathrm{SP})) \\ & (\mathrm{SP}) \leftarrow(\mathrm{SP})-1 \end{aligned}$ |
|  | XAMD j | $\begin{aligned} & (\mathrm{A}) \leftarrow \rightarrow(\mathrm{M}(\mathrm{DP})) \\ & (\mathrm{X}) \leftarrow(\mathrm{X}) \operatorname{EXOR}(\mathrm{j}) \\ & \mathrm{j}=0 \text { to } 15 \\ & (\mathrm{Y}) \leftarrow(\mathrm{Y})-1 \end{aligned}$ |  | RAR | $\rightarrow \mathrm{CY} \rightarrow \mathrm{~A}_{3} \mathrm{~A}_{2} \mathrm{~A}_{1} \mathrm{~A}_{0}$ |  | RTS | $\begin{aligned} & (\mathrm{PC}) \leftarrow(\mathrm{SK}(\mathrm{SP})) \\ & (\mathrm{SP}) \leftarrow(\mathrm{SP})-1 \end{aligned}$ |

## LIST OF INSTRUCTION FUNCTION (CONTINUED)



## LIST OF INSTRUCTION FUNCTION (CONTINUED)



## INSTRUCTION CODE TABLE

|  | S-D4 | 000000 | 000001 | 000010 | 000011 | 000100 | 000101 | 000110 | 000111 | 1001000 | 001001 | 001010 | 001011 | 001100 | 001101 | 001110 | 001111 | $1 \begin{gathered} 010000 \\ 010111 \end{gathered}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Do | notation | 00 | 01 | 02 | 03 | 04 | 05 | 06 | 07 | 08 | 09 | OA | 0B | OC | 0D | OE | 0F | 10-17 | 18-1F |
| 0000 | 0 | NOP | BLA | $\begin{gathered} \text { SZB } \\ 0 \end{gathered}$ | BMLA | RBK | TASP | $\begin{gathered} \text { A } \\ 0 \end{gathered}$ | $\begin{gathered} \text { LA } \\ 0 \end{gathered}$ | $\begin{gathered} \mathrm{TABP} \\ 0^{\star} \end{gathered}$ | $\begin{gathered} \text { TABP } \\ 16^{*} \end{gathered}$ | $\begin{gathered} \mathrm{TABP} \\ 32^{* *} \end{gathered}$ | $\begin{gathered} \text { TABP } \\ 48^{* *} \end{gathered}$ | BML | BML | BL | BL | BM | B |
| 0001 | 1 | - | CLD | $\begin{gathered} \text { SZB } \\ 1 \end{gathered}$ | - | SBK | TAD | $\begin{gathered} A \\ 1 \end{gathered}$ | $\begin{gathered} \text { LA } \\ 1 \end{gathered}$ | $\begin{gathered} \text { TABP } \\ 1^{*} \end{gathered}$ | $\begin{gathered} \text { TABP } \\ 17^{*} \end{gathered}$ | $\begin{gathered} \mathrm{TABP} \\ 33^{\star *} \end{gathered}$ | $\begin{gathered} \mathrm{TABP} \\ 49^{* *} \end{gathered}$ | BML | BML | BL | BL | BM | B |
| 0010 | 2 | POF | - | $\begin{gathered} \text { SZB } \\ 2 \end{gathered}$ | - | - | TAX | $\begin{aligned} & \text { A } \\ & 2 \end{aligned}$ | $\begin{gathered} \text { LA } \\ 2 \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { TABP } \\ 2^{*} \end{array}$ | $\begin{array}{\|c} \hline \text { TABP } \\ 18^{*} \end{array}$ | $\begin{gathered} \mathrm{TABP} \\ 34^{* *} \end{gathered}$ | $\begin{gathered} \text { TABP } \\ 50^{* *} \end{gathered}$ | BML | BML | BL | BL | BM | B |
| 0011 | 3 | SNZP | INY | $\begin{gathered} \text { SZB } \\ 3 \end{gathered}$ | - | - | TAZ | $\begin{aligned} & \text { A } \\ & 3 \end{aligned}$ | $\begin{gathered} \text { LA } \\ 3 \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { TABP } \\ 3^{\star} \end{array}$ | $\begin{gathered} \mathrm{TABP} \\ 19^{\star} \end{gathered}$ | $\begin{gathered} \mathrm{TABP} \\ 35^{\star *} \end{gathered}$ | $\begin{aligned} & \text { TABP } \\ & 51^{* *} \end{aligned}$ | BML | BML | BL | BL | BM | B |
| 0100 | 4 | DI | RD | - | - | RT | TAV1 | $\begin{aligned} & \mathrm{A} \\ & 4 \end{aligned}$ | $\begin{gathered} \text { LA } \\ 4 \end{gathered}$ | $\left\lvert\, \begin{gathered} \text { TABP } \\ 4^{\star} \end{gathered}\right.$ | $\begin{gathered} \text { TABP } \\ 20^{\star} \end{gathered}$ | $\begin{gathered} \mathrm{TABP} \\ 36^{\star *} \end{gathered}$ | $\begin{gathered} \mathrm{TABP} \\ 52^{* *} \end{gathered}$ | BML | BML | BL | BL | BM | B |
| 0101 | 5 | El | SD | SEAn | - | RTS | TAV2 | $\begin{gathered} A \\ 5 \end{gathered}$ | $\begin{gathered} \text { LA } \\ 5 \end{gathered}$ | $\left\lvert\, \begin{gathered} \text { TABP } \\ 5^{\star} \end{gathered}\right.$ | $\begin{gathered} \text { TABP } \\ 21^{*} \end{gathered}$ | $\begin{gathered} \mathrm{TABP} \\ 37^{* *} \end{gathered}$ | $\begin{gathered} \text { TABP } \\ 53^{* *} \end{gathered}$ | BML | BML | BL | BL | BM | B |
| 0110 | 6 | RC | - | SEAM | - | RTI | - | $\begin{aligned} & \mathrm{A} \\ & 6 \end{aligned}$ | $\begin{gathered} \text { LA } \\ 6 \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { TABP } \\ 6^{*} \end{array}$ | $\begin{gathered} \mathrm{TABP} \\ 22^{*} \end{gathered}$ | $\begin{gathered} \mathrm{TABP} \\ 38^{* *} \end{gathered}$ | $\begin{gathered} \text { TABP } \\ 54^{* *} \end{gathered}$ | BML | BML | BL | BL | BM | B |
| 0111 | 7 | SC | DEY | - | - | - | - | $\begin{aligned} & \text { A } \\ & 7 \end{aligned}$ | $\begin{gathered} \text { LA } \\ 7 \end{gathered}$ | $\left\lvert\, \begin{gathered} \mathrm{TABP} \\ 7^{*} \end{gathered}\right.$ | $\begin{gathered} \text { TABP } \\ 23^{*} \end{gathered}$ | $\begin{gathered} \mathrm{TABP} \\ 39^{* *} \end{gathered}$ | $\begin{gathered} \text { TABP } \\ 55^{* *} \end{gathered}$ | BML | BML | BL | BL | BM | B |
| 1000 | 8 | - | AND | - | SNZ0 | $\begin{gathered} L Z \\ 0 \end{gathered}$ | - | $\begin{aligned} & \text { A } \\ & 8 \end{aligned}$ | $\begin{gathered} \text { LA } \\ 8 \end{gathered}$ | $\begin{gathered} \mathrm{TABP} \\ 8^{*} \end{gathered}$ | $\begin{gathered} \mathrm{TABP} \\ 24^{\star} \end{gathered}$ | $\begin{gathered} \mathrm{TABP} \\ 40^{\star *} \end{gathered}$ | $\begin{gathered} \text { TABP } \\ 56^{\star *} \end{gathered}$ | BML | BML | BL | BL | BM | B |
| 1001 | 9 | - | OR | TDA | - | $\begin{gathered} \mathrm{LZ} \\ 1 \end{gathered}$ | - | $\begin{gathered} \text { A } \\ 9 \end{gathered}$ | $\begin{gathered} \text { LA } \\ 9 \end{gathered}$ | $\begin{gathered} \mathrm{TABP} \\ 9^{*} \end{gathered}$ | $\begin{gathered} \text { TABP } \\ 25^{*} \end{gathered}$ | $\begin{gathered} \mathrm{TABP} \\ 41^{* *} \end{gathered}$ | $\begin{gathered} \text { TABP } \\ 57^{* *} \end{gathered}$ | BML | BML | BL | BL | BM | B |
| 1010 | A | AM | TEAB | TABE | SNZIO | $\begin{gathered} \mathrm{LZ} \\ 2 \end{gathered}$ | - | $\begin{gathered} \text { A } \\ 10 \end{gathered}$ | $\begin{aligned} & \text { LA } \\ & 10 \end{aligned}$ | $\begin{gathered} \text { TABP } \\ 10^{*} \end{gathered}$ | $\begin{gathered} \mathrm{TABP} \\ 26^{*} \end{gathered}$ | $\begin{gathered} \mathrm{TABP} \\ 42^{* *} \end{gathered}$ | $\begin{gathered} \text { TABP } \\ 58^{* *} \end{gathered}$ | BML | BML | BL | BL | BM | B |
| 1011 | B | AMC | - | - | - | LZ 3 | EPOF | $\begin{array}{r} \text { A } \\ 11 \end{array}$ | $\begin{aligned} & \text { LA } \end{aligned}$ | $\begin{gathered} \mathrm{TABP} \\ 11^{*} \end{gathered}$ | $\begin{gathered} \mathrm{TABP} \\ 27^{*} \end{gathered}$ | $\begin{gathered} \mathrm{TABP} \\ 43^{\star *} \end{gathered}$ | $\begin{gathered} \mathrm{TABP} \\ 59^{* *} \end{gathered}$ | BML | BML | BL | BL | BM | B |
| 1100 | C | TYA | CMA | - | - | $\begin{gathered} \text { RB } \\ 0 \end{gathered}$ | $\begin{gathered} \text { SB } \\ 0 \end{gathered}$ | $\begin{gathered} \text { A } \\ 12 \end{gathered}$ | $\begin{aligned} & \text { LA } \\ & 12 \end{aligned}$ | $\begin{gathered} \mathrm{TABP} \\ 12^{*} \end{gathered}$ | $\begin{array}{\|c} \hline \text { TABP } \\ 28^{*} \end{array}$ | $\begin{gathered} \mathrm{TABP} \\ 44^{\star *} \end{gathered}$ | $\begin{aligned} & \text { TABP } \\ & 60^{* *} \end{aligned}$ | BML | BML | BL | BL | BM | B |
| 1101 | D | - | RAR | - | - | $\begin{gathered} \text { RB } \\ 1 \end{gathered}$ | SB | $\begin{gathered} \text { A } \\ 13 \end{gathered}$ | $\begin{aligned} & \text { LA } \\ & 13 \end{aligned}$ | $\begin{gathered} \text { TABP } \\ 13^{*} \end{gathered}$ | $\begin{gathered} \mathrm{TABP} \\ 29^{*} \end{gathered}$ | $\begin{gathered} \text { TABP } \\ 45^{* *} \end{gathered}$ | $\begin{aligned} & \text { TABP } \\ & 61^{* *} \end{aligned}$ | BML | BML | BL | BL | BM | B |
| 1110 | E | TBA | TAB | - | TV2A | $\begin{gathered} \text { RB } \\ 2 \end{gathered}$ | $\begin{gathered} \text { SB } \\ 2 \end{gathered}$ | $\begin{gathered} \text { A } \\ 14 \end{gathered}$ | $\begin{gathered} \text { LA } \\ 14 \end{gathered}$ | $\begin{gathered} \mathrm{TABP} \\ 14^{*} \end{gathered}$ | $\begin{gathered} \text { TABP } \\ 30^{\star} \end{gathered}$ | $\begin{gathered} \mathrm{TABP} \\ 46^{\star *} \end{gathered}$ | $\begin{gathered} \text { TABP } \\ 62^{* *} \end{gathered}$ | BML | BML | BL | BL | BM | B |
| 1111 | F | - | TAY | SZC | TV1A | $\begin{gathered} \text { RB } \\ 3 \end{gathered}$ | $\begin{gathered} \mathrm{SB} \\ 3 \end{gathered}$ | $\begin{gathered} A \\ 15 \end{gathered}$ | $\begin{aligned} & \text { LA } \\ & 15 \end{aligned}$ | $\begin{gathered} \text { TABP } \\ 15^{*} \end{gathered}$ | $\begin{gathered} \text { TABP } \\ 31^{*} \end{gathered}$ | $\begin{gathered} \text { TABP } \\ 47^{* *} \end{gathered}$ | $\begin{gathered} \text { TABP } \\ 63^{* *} \end{gathered}$ | BML | BML | BL | BL | BM | B |

The above table shows the relationship between machine language codes and machine language instructions. D 3-Do show the loworder 4 bits of the machine language code, and D 9-D4 show the high-order 6 bits of the machine language code. The hexadecimal representation of the code is also provided. There are one-word instructions and two-word instructions, but only the first word of each instruction is shown. Do not use code marked "-."
** cannot be used at M34570M4.
For M34570M4/M8/E8, the SBK and RBK instructions cannot be used.
For M34570MD/ED, the pages which is referred with the TABP instruction (*, **) can be switched with the SBK and RBK instructions.
After executing the SBK instruction, the pages which can be referred with the TABP instruction are 64 to 127. (ex. TABP $0 \rightarrow$ TABP 64)
After executing the RBK instruction, the pages which can be referred with the TABP instruction are 0 to 63.
If the SBK instruction is not executed, the pages which can be referred with the TABP instruction are always 0 to 63 .
The codes for the second word of a two-word instruction are described below.

|  | The second word |  |  |
| :---: | :---: | :---: | :---: |
| BL | 1 p | paa | a a a |
| BML | 1 p | paaa | a a a |
| BLA | 1 p | ppoo | pppp |
| BMLA | 1 p | ppoo | pppp |
| SEA | 00 | 0111 | n n n n |
| SZD | 00 | 0010 | 1011 |

## INSTRUCTION CODE TABLE (CONTINUED)

|  | -D4 | 100000 | 100001 | 100010 | 100011 | 100100 | 100101 | 100110 | 100111 | 101000 | 101001 | 101010 | 101011 | 101100 | 101101 | 101110 | 101111 | 110000 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { D3- } \\ & \text { D0 } \end{aligned}$ | Hex. notation | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 2A | 2 B | 2 C | 2D | 2E | 2F | 30-3F |
| 0000 | 0 | - | TW3A | OPOA | T1AB | - | - | IAPO | TAB1 | SNZT1 | - | WRST | $\begin{gathered} \text { TMA } \\ 0 \end{gathered}$ | $\begin{gathered} \text { TAM } \\ 0 \end{gathered}$ | $\begin{array}{\|c} \text { XAM } \\ 0 \end{array}$ | $\begin{gathered} \text { XAMI } \\ 0 \end{gathered}$ | $\begin{gathered} \text { XAMD } \\ 0 \end{gathered}$ | LXY |
| 0001 | 1 | - | - | OP1A | T2AB | - | - | IAP1 | TAB2 | SNZT2 | - | - | $\begin{gathered} \text { TMA } \\ 1 \end{gathered}$ | $\begin{array}{\|c} \hline \text { TAM } \\ 1 \end{array}$ | $\begin{array}{\|c} \text { XAM } \\ 1 \end{array}$ | $\begin{gathered} \text { XAMI } \\ 1 \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { XAMD } \\ 1 \end{array}$ | LXY |
| 0010 | 2 | - | TW5A | - | T3AB | - | TAMR | IAP2 | TAB3 | SNZT3 | - | - | $\begin{gathered} \text { TMA } \\ 2 \end{gathered}$ | $\begin{gathered} \text { TAM } \\ 2 \end{gathered}$ | $\begin{array}{\|c} \text { XAM } \\ 2 \end{array}$ | $\begin{array}{\|c\|} \hline \text { XAMI } \\ 2 \end{array}$ | $\begin{array}{\|c\|} \hline \text { XAMD } \\ 2 \end{array}$ | LXY |
| 0011 | 3 | - | - | OP3A | - | - | TAI1 | IAP3 | - | - | - | - | $\begin{gathered} \text { TMA } \\ 3 \end{gathered}$ | $\begin{array}{\|c} \hline \text { TAM } \\ 3 \end{array}$ | $\begin{array}{\|c} \text { XAM } \\ 3 \end{array}$ | $\begin{array}{\|c\|} \hline \text { XAMI } \\ 3 \end{array}$ | $\begin{array}{\|c\|} \hline \text { XAMD } \\ 3 \end{array}$ | LXY |
| 0100 | 4 | - | - | - | - | - | - | IAP4 | - | - | - | - | $\begin{gathered} \text { TMA } \\ 4 \end{gathered}$ | $\begin{gathered} \text { TAM } \\ 4 \end{gathered}$ | $\begin{array}{\|c} \text { XAM } \\ 4 \end{array}$ | $\begin{gathered} \text { XAMI } \\ 4 \end{gathered}$ | $\begin{gathered} \text { XAMD } \\ \hline 4 \end{gathered}$ | LXY |
| 0101 | 5 | - | - | - | - | - | - | - | - | - | - | - | $\begin{gathered} \text { TMA } \\ 5 \end{gathered}$ | $\begin{array}{\|c} \hline \text { TAM } \\ 5 \end{array}$ | $\begin{array}{\|c} \text { XAM } \\ 5 \end{array}$ | $\begin{gathered} \text { XAMI } \\ 5 \end{gathered}$ | $\begin{gathered} \text { XAMD } \\ 5 \end{gathered}$ | LXY |
| 0110 | 6 | - | TMRA | - | - | - | TAKO | - | - | - | - | - | $\begin{gathered} \text { TMA } \\ 6 \end{gathered}$ | $\begin{gathered} \text { TAM } \\ 6 \end{gathered}$ | $\begin{array}{\|c} \hline \text { XAM } \\ 6 \end{array}$ | $\begin{array}{\|c\|} \hline \text { XAMI } \\ 6 \end{array}$ | $\begin{gathered} \text { XAMD } \\ 6 \end{gathered}$ | LXY |
| 0111 | 7 | - | TI1A | - | - | - | TAPU0 | - | - | - | - | - | $\begin{array}{\|c} \hline \text { TMA } \\ 7 \end{array}$ | $\begin{array}{\|c} \hline \text { TAM } \\ 7 \end{array}$ | $\begin{array}{\|c} \text { XAM } \\ 7 \end{array}$ | $\begin{array}{\|c\|} \hline \text { XAMI } \\ 7 \end{array}$ | $\begin{array}{\|c\|} \hline \text { XAMD } \\ 7 \end{array}$ | LXY |
| 1000 | 8 | - | - | - | TSIAB | - | - | - | TABSI | - | - | - | $\begin{gathered} \text { TMA } \\ 8 \end{gathered}$ | $\begin{array}{\|c} \hline \text { TAM } \\ 8 \end{array}$ | $\begin{array}{\|c} \text { XAM } \\ 8 \end{array}$ | $\begin{array}{\|c\|} \hline \text { XAMI } \\ 8 \end{array}$ | $\begin{array}{\|c\|} \hline \text { XAMD } \\ 8 \end{array}$ | LXY |
| 1001 | 9 | - | - | - | - | - | - | - | - | - | - | TC2A | $\begin{gathered} \hline \text { TMA } \\ 9 \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { TAM } \\ 9 \end{array}$ | $\begin{array}{\|c} \hline \text { XAM } \\ 9 \end{array}$ | $\begin{array}{\|c\|} \hline \text { XAMI } \\ 9 \end{array}$ | $\begin{gathered} \text { XAMD } \\ 9 \end{gathered}$ | LXY |
| 1010 | A | - | - | - | TR2AB | - | - | - | - | - | - | - | $\begin{gathered} \text { TMA } \\ 10 \end{gathered}$ | $\begin{array}{\|c} \text { TAM } \\ 10 \end{array}$ | $\begin{array}{\|c} \text { XAM } \\ 10 \end{array}$ | $\begin{array}{\|c} \text { XAMI } \\ 10 \end{array}$ | $\begin{gathered} \text { XAMD } \\ 10 \end{gathered}$ | LXY |
| 1011 | B | - | TK0A | - | - | TAW1 | - | - | - | - | - | - | $\begin{array}{\|c} \hline \text { TMA } \\ 11 \end{array}$ | $\begin{array}{\|c\|} \hline \text { TAM } \\ 11 \end{array}$ | $\begin{array}{\|c} \hline \text { XAM } \\ 11 \end{array}$ | $\begin{array}{\|c\|} \hline \text { XAMI } \\ 11 \end{array}$ | $\begin{array}{\|c\|} \hline \text { XAMD } \\ 11 \end{array}$ | LXY |
| 1100 | C | - | - | - | - | TAW2 | - | - | - | - | - | - | $\begin{gathered} \text { TMA } \\ 12 \end{gathered}$ | $\begin{array}{\|c} \hline \text { TAM } \\ 12 \end{array}$ | $\begin{array}{\|c} \hline \text { XAM } \\ 12 \end{array}$ | $\begin{array}{\|c\|} \hline \text { XAMI } \\ 12 \end{array}$ | $\begin{array}{\|c\|} \hline \text { XAMD } \\ 12 \end{array}$ | LXY |
| 1101 | D | - | - | TPU0A | T3HAB | TAW3 | - | - | - | - | - | - | $\begin{array}{\|c} \hline \text { TMA } \\ 13 \end{array}$ | $\begin{array}{\|c} \hline \text { TAM } \\ 13 \end{array}$ | $\begin{array}{\|c\|} \hline \text { XAM } \\ 13 \end{array}$ | $\begin{array}{\|c} \hline \text { XAMI } \\ 13 \end{array}$ | $\begin{array}{\|c\|} \hline \text { XAMD } \\ 13 \end{array}$ | LXY |
| 1110 | E | TW1A | - | - | - | - | - | - | - | - | - | - | $\begin{array}{\|c} \hline \text { TMA } \\ 14 \end{array}$ | $\begin{array}{\|c\|} \hline \text { TAM } \\ 14 \end{array}$ | $\begin{array}{\|c} \hline \text { XAM } \\ 14 \end{array}$ | $\begin{array}{\|c\|} \hline \text { XAMI } \\ 14 \end{array}$ | $\begin{gathered} \text { XAMD } \\ 14 \end{gathered}$ | LXY |
| 1111 | F | TW2A | - | - | - | TAW5 | - | - | - | - | - | - | $\begin{gathered} \hline \text { TMA } \\ 15 \end{gathered}$ | $\begin{array}{\|c} \hline \text { TAM } \\ 15 \end{array}$ | $\begin{array}{\|c} \hline \text { XAM } \\ 15 \end{array}$ | $\begin{array}{\|c} \hline \text { XAMI } \\ 15 \end{array}$ | $\begin{array}{\|c\|} \hline \text { XAMD } \\ 15 \end{array}$ | LXY |

The above table shows the relationship between machine language codes and machine language instructions. D 3-Do show the low-order 4 bits of the machine language code, and D 9-D4 show the high-order 6 bits of the machine language code. The hexadecimal representation of the code is also provided. There are one-word instructions and two-word instructions, but only the first word of each instruction is shown. Do not use code marked "-."

The codes for the second word of a two-word instruction are described below.

|  | The second word |  |  |
| :--- | ---: | ---: | :---: |
| BL | $1 p$ | paaa a a a a |  |
| BML | $1 p$ | paaa a a a a |  |
| BLA | $1 p$ | $p p 00$ |  |


| Parameter |  |  |  |  |  |  |  | struc | ction | code |  |  |  |  | " |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{array}{\|c\|} \hline \text { Type of } \\ \text { instructions } \end{array}$ | Mnemonic |  |  | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | Do | Hexadecimal notation | ${ }_{2}{ }^{2}$ | 2 | Function |
|  | TAB | 0 |  | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 01 E | 1 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{B})$ |
|  | tBA | 0 |  | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 O E | 1 | 1 | $(\mathrm{B}) \leftarrow(\mathrm{A})$ |
|  | TAY | 0 |  | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 01 F | 1 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{Y})$ |
|  | TYA | 0 |  | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 O C | 1 | 1 | $(\mathrm{Y}) \leftarrow(\mathrm{A})$ |
|  | TEAB | 0 |  | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 01 A | 1 | 1 | $\begin{aligned} & \left(\mathrm{E}_{7}-\mathrm{E}_{4}\right) \leftarrow(\mathrm{B}) \\ & \left(\mathrm{E}_{3}-\mathrm{E}_{0}\right) \leftarrow(\mathrm{A}) \end{aligned}$ |
|  | tabe | 0 |  | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 02 A | 1 | 1 | $\begin{aligned} & \text { (B) } \leftarrow\left(\mathrm{E}_{7}-\mathrm{E}_{4}\right) \\ & (\mathrm{A}) \leftarrow\left(\mathrm{E}_{3}-\mathrm{E}_{0}\right) \end{aligned}$ |
|  | TDA | 0 |  | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 029 | 1 | 1 | $\left(\mathrm{DR}_{2}-\mathrm{DR}_{0}\right) \leftarrow\left(\mathrm{A}_{2}-\mathrm{A}_{0}\right)$ |
|  | TAD | 0 |  | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | $0 \quad 51$ | 1 | 1 | $\begin{aligned} & \left(\mathrm{A}_{2}-\mathrm{A}_{0}\right) \leftarrow\left(\mathrm{DR}_{2}-\mathrm{DR}_{0}\right) \\ & \left(\mathrm{A}_{3}\right) \leftarrow 0 \end{aligned}$ |
|  | TAZ | 0 |  | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 053 | 1 | 1 | $\begin{aligned} & \left(A_{1}, A_{0}\right) \leftarrow\left(Z_{1}, Z_{0}\right) \\ & \left(A_{3}, A_{2}\right) \leftarrow 0 \end{aligned}$ |
|  | TAX | 0 |  | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | $0 \quad 52$ | 1 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{X})$ |
|  | TASP |  |  | 0 | 0 | 1 |  | 1 | 0 | 0 | 0 | 0 | 050 | 1 | 1 | $\begin{aligned} & \left(\mathrm{A}_{2}-\mathrm{A}_{0}\right) \leftarrow\left(\mathrm{SP}_{2}-\mathrm{SP}_{0}\right) \\ & \left(\mathrm{A}_{3}\right) \leftarrow 0 \end{aligned}$ |
|  | LXY x, y | 1 |  | 1 | хз | x2 | x1 | xo | уз | y2 | y1 | yo | $3 \times \mathrm{y}$ | 1 | 1 | $\begin{aligned} & (X) \leftarrow x, x=0 \text { to } 15 \\ & (Y) \leftarrow y, y=0 \text { to } 15 \end{aligned}$ |
|  | LZ z | 0 |  | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 21 | zo | 048 | 1 | 1 | $(Z) \leftarrow z, z=0$ to 3 |
|  | INY | 0 |  | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 |  | 1 | 1 | $(Y) \leftarrow(Y)+1$ |
|  | DEY | 0 |  | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 017 | 1 | 1 | $(\mathrm{Y}) \leftarrow(\mathrm{Y})-1$ |


| Skip condition |  | Detailed description |
| :---: | :---: | :---: |
| - | - | Transfers the contents of register B to register A. |
| - | - | Transfers the contents of register A to register B. |
| - | - | Transfers the contents of register Y to register A . |
| - | - | Transfers the contents of register A to register Y . |
| - | - | Transfers the contents of registers A and B to register E . |
| - | - | Transfers the contents of register E to registers A and B. |
| - | - | Transfers the contents of register A to register D. |
| - | - | Transfers the contents of register D to register A. |
| - | - | Transfers the contents of register Z to register A. |
| - | - | Transfers the contents of register X to register A . |
| - |  | Transfers the contents of stack pointer (SP) to register A. |
| Continuous description | - | Loads the value x in the immediate field to register X , and the value y in the immediate field to register Y. <br> When the LXY instructions are continuously coded and executed, only the first LXY instruction is executed and other LXY instructions coded continuously are skipped. |
| - | - | Loads the value $z$ in the immediate field to register z . |
| $(\mathrm{Y})=0$ | - | Adds 1 to the contents of register Y . As a result of addition, when the contents of register Y is 0 , the next instruction is skipped. |
| $(\mathrm{Y})=15$ | - | Subtracts 1 from the contents of register Y . As a result of subtraction, when the contents of register Y is 15 , the next instruction is skipped. |



Note: $p$ is 0 to 31 for M34570M4 and $p$ is 0 to 63 for M34570E8 and M34570M8.
p is 0 to 127 for M34570ED and M34570MD, and $p 6$ is specified with the SBK and RBK instructions.

| Skip condition | U | Detailed description |
| :---: | :---: | :---: |
| $(Y)=15$ $(Y)=0$ |  | After transferring the contents of $M(D P)$ to register $A$, an exclusive OR operation is performed between register $X$ and the value $j$ in the immediate field, and stores the result in register $X$. <br> After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X . <br> After exchanging the contents of M(DP) with the contents of register $A$, an exclusive OR operation is performed between register $X$ and the value $j$ in the immediate field, and stores the result in register $X$. Subtracts 1 from the contents of register Y . As a result of subtraction, when the contents of register Y is 15 , the next instruction is skipped. <br> After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is performed between register $X$ and the value $j$ in the immediate field, and stores the result in register $X$. Adds 1 to the contents of register Y . As a result of addition, when the contents of register Y is 0 , the next instruction is skipped. <br> After transferring the contents of register A to M(DP), an exclusive OR operation is performed between register $X$ and the value $j$ in the immediate field, and stores the result in register $X$. |
| Continuous description |  | Loads the value n in the immediate field to register A . <br> When the LA instructions are continuously coded and executed, only the first LA instruction is executed and other LA instructions coded continuously are skipped. <br> Transfers bits 9 and 8 to register W5, bits 7 to 4 to register $B$ and bits 3 to 0 to register $A$. These bits 9 to 0 are the ROM pattern in address (DR2 DR1 DRo $\left.A_{3} A_{2} A_{1} A_{0}\right)_{2}$ specified by registers $A$ and $D$ in page p . <br> When this instruction is executed, 1 stage of stack register is used. <br> When this instruction is executed after executing the SBK instruction, pages 64 to 127 are specified. When this instruction is executed after executing the RBK instruction, pages 0 to 63 are specified. When this instruction is executed after system is released from reset or returned from RAM back-up, pages 0 to 63 are specified. |

RenesasTechnologyCorp.



$p$ is 0 to 127 for M34570ED and M34570MD, and p6 is specified with the SBK and RBK instructions.

| Skip condition | O | Detailed description |
| :---: | :---: | :---: |
| - <br> - <br> - | - <br> - <br> - <br> - <br> - | Branch within a page : Branches to address a in the identical page. <br> Branch out of a page : Branches to address a in page $p$. <br> Branch out of a page : Branches to address (DR2 DR1 $\left.D R_{0} A_{3} A_{2} A_{1} A_{0}\right)_{2}$ specified by registers $D$ and $A$ in page $p$. |
| $\begin{array}{r}- \\ - \\ - \\ \\ \hline\end{array}$ | - | Call the subroutine in page 2 : Calls the subroutine at address a in page 2. <br> Call the subroutine : Calls the subroutine at address a in page $p$. <br> Call the subroutine : Calls the subroutine at address (DR2 $\left.D R_{1} D R_{0} A_{3} A_{2} A_{1} A_{0}\right) 2$ specified by registers $D$ and $A$ in page $p$. |
| Skip unconditionally | - | Returns from interrupt service routine to main routine. <br> Returns each value of data pointer ( $\mathrm{X}, \mathrm{Y}, \mathrm{Z}$ ), carry flag, skip status, NOP mode status by the continuous description of the LA/LXY instruction, register $A$ and register $B$ to the states just before interrupt. <br> Returns from subroutine to the routine called the subroutine. <br> Returns from subroutine to the routine called the subroutine, and skips the next instruction unconditionally. |




| Skip condition |  | Detailed description |
| :---: | :---: | :---: |
| - |  | Transfers the contents of the high-order 2 bits of timer 1 to register W5, and transfers the contents of the low-order 8 bits of timer 1 to registers A and B . <br> When stopping ( $\mathrm{W} 10=0$ ), transfers the contents of register W 5 to the contents of the high-order 2 bits of timer 1 and of the timer 1 reload register, and transfers the contents of registers $A$ and $B$ to the contents of the low-order 8 bits of timer 1 and of the timer 1 reload register. <br> When operating ( $\mathrm{W} 10=1$ ), transfers the contents of register W5 to the contents of the high-order 2 bits of the timer 1 reload register, and transfers the contents of registers $A$ and $B$ to the contents of the loworder 8 bits of the timer 1 reload register. <br> Transfers the contents of timer 2 to registers A and B . |
| - |  | Transfers the contents of registers $A$ and $B$ to timer 2 and timer 2 reload register. <br> Transfers the contents of registers A and B to timer 2 reload register. |
| - |  | Transfers the contents of timer 3 to registers A and B. <br> Transfers the contents of registers A and B to timer 3 and timer 3 reload register R3L. |
| - |  | Transfers the contents of registers A and B to timer 3 reload register R3H. |


|  | Mnemonic | Instruction code |  |  |  |  |  |  |  |  |  |  |  |  |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | D9 D8 |  | D7 D | D5 |  | D4 | D3 | D2 D1 |  | Do | Hexadecimal notation |  |  |  |
|  | SNZT1 |  |  | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 280 | 1 | 1 | $(\mathrm{T} 1 \mathrm{~F})=1 ?$ <br> After skipping the next instruction $(\mathrm{T} 1 \mathrm{~F}) \leftarrow 0$ |
|  | SNZT2 | 1 | 0 | 0 | 10 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 281 | 1 | 1 | $\text { (T2F) = } 1 \text { ? }$ <br> After skipping the next instruction $(\mathrm{T} 2 \mathrm{~F}) \leftarrow 0$ |
|  | SNZT3 |  | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 282 | 1 | 1 | $(\mathrm{T} 3 \mathrm{~F})=1 ?$ <br> After skipping the next instruction $(\mathrm{T} 3 \mathrm{~F}) \leftarrow 0$ |
|  | IAPO |  | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 260 | 1 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{P} 0)$ |
|  | OPOA |  | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 220 | 1 | 1 | $(\mathrm{PO}) \leftarrow(\mathrm{A})$ |
|  | IAP1 |  | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 261 | 1 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{P} 1)$ |
|  | OP1A | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 221 | 1 | 1 | $(\mathrm{P} 1) \leftarrow(\mathrm{A})$ |
|  | IAP2 |  | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 262 | 1 | 1 | $\begin{aligned} & \left(\mathrm{A}_{1}, \mathrm{~A}_{0}\right) \leftarrow\left(\mathrm{P}_{21}, \mathrm{P}_{2} 0\right) \\ & \left(\mathrm{A}_{3}, \mathrm{~A}_{2}\right) \leftarrow 0 \end{aligned}$ |
|  | IAP3 |  | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 263 | 1 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{P} 3)$ |
|  | OP3A | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 223 | 1 | 1 | $(\mathrm{P} 3) \leftarrow(\mathrm{A})$ |
|  | IAP4 |  | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 264 | 1 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{P} 4)$ |
|  | CLD | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 011 | 1 | 1 | (D) $\leftarrow 1$ |
|  | RD |  | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 014 | 1 | 1 | $\begin{aligned} & (D(Y)) \leftarrow 0 \\ & (Y)=0 \text { to } 9 \end{aligned}$ |
|  | SD | 0 |  | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 015 | 1 | 1 | $\begin{aligned} & (\mathrm{D}(\mathrm{Y})) \leftarrow 1 \\ & (\mathrm{Y})=0 \text { to } 9 \end{aligned}$ |
|  | TKOA | 1 | 1. | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 21 B | 1 | 1 | $(\mathrm{KO}) \leftarrow(\mathrm{A})$ |
|  | TAKO |  | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 256 | 1 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{KO})$ |
|  | TPUOA |  | , | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 22 D | 1 | 1 | $(\mathrm{PUO}) \leftarrow(\mathrm{A})$ |
|  | tapuo |  |  |  | 0 | 1 |  | 1 | 0 | 1 |  | 1 | 257 | 1 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{PUO})$ |



| Skip condition |  | Detailed description |
| :---: | :---: | :---: |
| - | - | Transfers the contents of register A to carrier wave output control register C2. |
| - | - | No operation |
| - |  | Puts the system in RAM back-up mode state by executing the POF instruction after executing the EPOF instruction. |
| - |  | Validates the POF instruction which is executed after the EPOF instruction by executing the EPOF instruction. |
| $(\mathrm{P})=1$ |  | Skips the next instruction when $P$ flag is " 1 ." <br> After skipping, $P$ flag remains unchanged. |
| - | - | Operates the watchdog timer and initializes the watchdog timer flag (WDF1). |
| - | - | Transfers the contents of general-purpose register SI to registers A and B. |
| - | - | Transfers the contents of registers A and B to general-purpose register SI. |
| - | - | Transfers the contents of clock control register MR to register A. |
| - |  | Transfers the contents of register A to clock control register MR. |
| - |  | Data area which is referred when executing the TABP p instruction is set to pages 64 to 127 . This setting is valid only for the TABP $p$ instruction. |
| - | - | Data area which is referred when executing the TABP p instruction is set to pages 0 to 63 . <br> This setting is valid only for the TABP $p$ instruction. <br> If the SBK instruction is not executed, $p 6$ when executing the TABP $p$ instruction is " 0 ." |

## CONTROL REGISTERS

| Interrupt control register V1 |  | at reset : 00002 |  | RAM back-up : 00002 | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| V13 | Timer 2 interrupt enable bit | 0 | Interrupt disabled (SNZT2 instruction is valid) |  |  |
|  |  | 1 | Interrupt enabled (SNZT2 instruction is invalid) |  |  |
| V12 | Timer 1 interrupt enable bit | 0 | Interrupt disabled (SNZT1 instruction is valid) |  |  |
|  |  | 1 | Interrupt enabled (SNZT1 instruction is invalid) |  |  |
| V11 | Not used | 0 | This bit has no function, but read/write is enabled. |  |  |
|  |  | 1 |  |  |  |
| V10 | External 0 interrupt enable bit | 0 | Interrupt disabled (SNZO instruction is valid) |  |  |
|  |  | 1 | Interrupt enabled (SNZO instruction is invalid) |  |  |


| Interrupt control register V2 |  | at reset : 00002 |  | at RAM back-up : 00002 | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| V23 | Not used | 0 | This bit has no function, but read/write is enabled. |  |  |
|  |  | 1 |  |  |  |
| V22 | Not used | 0 | This bit has no function, but read/write is enabled. |  |  |
|  |  | 1 |  |  |  |
| V21 | Not used | 0 | This bit has no function, but read/write is enabled. |  |  |
|  |  | 1 |  |  |  |
| V20 | Timer 3 interrupt enable bit | 0 | Interrupt disabled (SNZT3 instruction is valid) |  |  |
|  |  | 1 | Interrupt enabled (SNZT3 instruction is invalid) |  |  |


| Interrupt control register II |  | at reset : 00002 |  | at RAM back-up : state retained | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 113 | Not used | 0 | This bit has no function, but read/write is enabled. |  |  |
|  |  | 1 |  |  |  |
| 112 | Interrupt valid waveform for INT pin/return level selection bit (Note 2) | 0 | Falling waveform ("L" level of INT pin is recognized with the SNZIO instruction)/"L" level |  |  |
|  |  | 1 | Rising waveform ("H" level of INT pin is recognized with the SNZIO instruction)/"H" level |  |  |
| 111 | Not used | 0 | This bit has no function, but read/write is enabled. |  |  |
|  |  | 1 |  |  |  |
| 110 | Not used | 0 | This bit has no function, but read/write is enabled. |  |  |
|  |  | 1 |  |  |  |

Notes 1: "R" represents read enabled, and "W" represents write enabled.
2: Depending on the input state of P21/INT pin, the external interrupt request flag EXFO may be set to " 1 " when the contents of I 12 is changed. Accordingly, set a value to bit 2 of register I1 and execute the SNZO instruction to clear the EXFO flag after executing at least one instruction.

## CONTROL REGISTERS (CONTINUED)

| Timer control register W1 |  | at reset : 00002 |  | at RAM back-up : 00002 | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| W13 | Prescaler control bit | 0 | Stop (prescaler state initialized) |  |  |
|  |  | 1 | Operating |  |  |
| W12 | Prescaler dividing ratio selection bit | 0 | Instruction clock divided by 4 |  |  |
|  |  | 1 | Instruction clock divided by 8 |  |  |
| W11 | Timer 1 count source selection bit | 0 | Prescaler output (ORCLK) |  |  |
|  |  | 1 | Carrier output (CARRY) |  |  |
| W10 | Timer 1 control bit | 0 | Stop (state retained) |  |  |
|  |  | 1 | Operating |  |  |


| Timer control register W2 |  | at reset : 00002 |  |  | at RAM back-up : state retained |
| :---: | :--- | :---: | :--- | :--- | :--- | R/W


| Timer control register W3 |  | at reset : 00002 |  |  | at RAM back-up : state retained | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| W33 | Timer 3 control bit | 0 |  | Stop (state retained) |  |  |
|  |  | 1 |  | Operating |  |  |
| W32 | Not used | 1 |  | This bit has no function, but read/write is enabled. |  |  |
|  |  |  |  |  |  |  |
| W31 | Timer 3 count source selection bits | W31 | W30 |  | Count source |  |
|  |  | 0 | 0 | Timer 2 unde | gnal |  |
|  |  | 0 | 1 | Prescaler out | RCLK) |  |
| W30 |  | 1 | 0 | $f(\mathrm{XIN})$ or f(XIN) |  |  |
|  |  | 1 | 1 | Not available |  |  |


| Timer count value store register W5 | at reset : 002 | at RAM back-up : state retained | R/W |
| :--- | :---: | :---: | :---: |
| 2-bit register. The contents of the high-order 2 bits (bits 9 and 8 ) of the 10 -bit ROM pattern at address ( $\mathrm{D}_{2} \mathrm{D}_{1} \mathrm{D}_{0} \mathrm{~A}_{3} \mathrm{~A}_{2} \mathrm{~A}_{1} \mathrm{~A}_{0}$ ) in page <br> p specified by registers D and A is stored in this register W5 with the TABP p instruction. <br> In addition, data can be transferred between the low-order 2 bits of register A and this register W5 with the TW5A or TAW5 <br> instruction. Data can be read/written to/from the high-order 2 bits of timer 1 with the T1AB or TAB1 instruction. |  |  |  |

Note: "R" represents read enabled, and "W" represents write enabled.

## CONTROL REGISTERS (CONTINUED)

| Carrier wave output control register C2 |  | at reset :002 |  | at RAM back-up :002 | W |
| :---: | :--- | :---: | :--- | :--- | :--- |
| C21 | Port CARR output control bit | 0 | Port CARR "L" level output |  |  |
|  |  | 1 | Port CARR "H" level output |  |  |


| Key-on wakeup control register K0 |  | at reset : 00002 |  | at RAM back-up : state retained | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{KO}_{3}$ | Port P43 key-on wakeup control bit | 0 | Key-on wakeup not used |  |  |
|  |  | 1 | Key-on wakeup used |  |  |
| K02 | Port P42 key-on wakeup control bit | 0 | Key-on wakeup not used |  |  |
|  |  | 1 | Key-on wakeup used |  |  |
| K01 | Port P41 key-on wakeup control bit | 0 | Key-on wakeup not used |  |  |
|  |  | 1 | Key-on wakeup used |  |  |
| K00 | Port P4o key-on wakeup control bit | 0 | Key-on wakeup not used |  |  |
|  |  | 1 | Key-on wakeup used |  |  |


| Pull-up control register PU0 |  | at reset : 00002 |  | at RAM back-up : state retained |
| :--- | :--- | :---: | :--- | :--- | R/W 0


| Clock control register MR |  | at reset : 10002 |  | at RAM back-up : state retained | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MR3 | System clock selection bit | 0 | f (XIN) |  |  |
|  |  | 1 | $\mathrm{f}(\mathrm{XIN}) / 4$ |  |  |
| MR2 | Not used | 0 | This bit has no function, but read/write is enabled. |  |  |
|  |  | 1 |  |  |  |
| MR1 | Not used | 0 | This bit has no function, but read/write is enabled. |  |  |
|  |  | 1 |  |  |  |
| MRo | Not used | 0 | This bit has no function, but read/write is enabled. |  |  |
|  |  | 1 |  |  |  |


| 8-bit general purpose register PU0 | at reset : 0016 | at RAM back-up : state retained | R/W |
| :--- | :---: | :---: | :---: |
| 8-bit general purpose register. |  |  |  |
| 8-bit data can be transferred between this register PU0 and registers A and B with the TSIAB instruction and TABSI instruction. |  |  |  |

ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Conditions | Ratings | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VDD | Supply voltage |  | -0.3 to 7.0 | V |
| VI | Input voltage <br> P0, P1, P2, P3, P4, $\overline{\text { RESET, XIN, VDCE }}$ |  | -0.3 to VDD +0.3 | V |
| Vo | Output voltage P0, P1, P3, D | Output transistors in cut-off state | -0.3 to VDD +0.3 | V |
| Vo | Output voltage CARR, XouT |  | -0.3 to $\mathrm{VDD}+0.3$ | V |
| Pd | Power dissipation |  | 300 | mW |
| Topr | Operating temperature range |  | -20 to 70 | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature range | -40 to 125 | ${ }^{\circ} \mathrm{C}$ |  |

RECOMMENDED OPERATING CONDITIONS1
(Mask ROM version: $\mathrm{Ta}=-20^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{VDD}=2.0 \mathrm{~V}$ to 5.5 V , unless otherwise noted)
(One Time PROM version: $\mathrm{Ta}=-20^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{VDD}=2.5 \mathrm{~V}$ to 5.5 V , unless otherwise noted)

| Symbol | Parameter |  | Conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| Vdo | Supply voltage= | Mask ROM version <br> System clock $=f(X i n) / 4$ |  | $f($ Xin $) \leq 4.2 \mathrm{MHz}$ Ceramic resonator | 2.0 |  | 5.5 | V |
|  |  | Mask ROM version System clock | $\begin{aligned} & \mathrm{f}(\mathrm{XiN}) \leq 2.0 \mathrm{MHz} \\ & \text { Ceramic resonator } \end{aligned}$ | 4.5 |  | 5.5 |  |  |
|  |  | $e=f(X i n)$ | $\mathrm{f}(\mathrm{XIN}) \leq 1.0 \mathrm{MHz}$ Ceramic resonator | 2.0 |  | 5.5 |  |  |
|  |  | One Time PROM version <br> System clock $=f(X i n) / 4$ | $\mathrm{f}(\mathrm{XIN}) \leq 4.2 \mathrm{MHz}$ <br> Ceramic resonator | 2.5 |  | 5.5 |  |  |
|  |  | One Time PROM version | $\mathrm{f}(\mathrm{XIN}) \leq 2.0 \mathrm{MHz}$ Ceramic resonator | 4.5 |  | 5.5 |  |  |
|  |  | $=f(X i n)$ | $\begin{aligned} & \mathrm{f}(\mathrm{XIN}) \leq 1.0 \mathrm{MHz} \\ & \text { Ceramic resonator } \end{aligned}$ | 2.5 |  | 5.5 |  |  |
| Vram | RAM back-up voltage | Mask ROM version | RAM back-up | 1.8 |  | 5.5 | V |  |
|  |  | One Time PROM version |  | 2.0 |  | 5.5 | V |  |
| Vss | Supply voltage |  |  |  | 0 |  | V |  |
| f (Xis) | Oscillation frequency (at ceramic resonance) | Mask ROM version System clock $=f(X i n) / 4$ | V do $=2.0 \mathrm{~V}$ to 5.5 V |  |  | 4.2 | MHz |  |
|  |  | Mask ROM version | V D $=4.5 \mathrm{~V}$ to 5.5 V |  |  | 2.0 |  |  |
|  |  | $=f(X i n)$ | V DD=2.0 V to 5.5 V |  |  | 1.0 |  |  |
|  |  | One Time PROM version <br> System clock $=f(\text { Xin }) / 4$ | V D $=2.5 \mathrm{~V}$ to 5.5 V |  |  | 4.2 |  |  |
|  |  | One Time PROM version System clock | V DD=4.5 V to 5.5 V |  |  | 2.0 |  |  |
|  |  | $=f(X i n)$ | $\mathrm{V} \mathrm{DD}=2.5 \mathrm{~V}$ to 5.5 V |  |  | 1.0 |  |  |

## RECOMMENDED OPERATING CONDITIONS 2

(Mask ROM version: $\mathrm{Ta}=-20^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$, $\mathrm{VDD}=2.0 \mathrm{~V}$ to 5.5 V , unless otherwise noted)
(One Time PROM version: $\mathrm{Ta}=-20^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{VDD}=2.5 \mathrm{~V}$ to 5.5 V , unless otherwise noted)

| Symbol | Parameter | Conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| Vıн | " H " level input voltage P0, P1, P2, P3, P4, VDCE |  | 0.8Vdd |  | Vdo | V |
| $\mathrm{V}_{1+}$ | "H" level input voltage XIN |  | 0.7 VdD |  | VDD | V |
| VIH | "H" level input voltage RESET |  | 0.85 VDD |  | VDD | V |
| VIH | "H" level input voltage INT |  | 0.8 VDD |  | VdD | V |
| VIL | "L" level input voltage P0, P1, P2, P3, <br> P4, VDCE |  | 0 |  | 0.3VdD | V |
| VIL | "L" level input voltage XIN |  | 0 |  | 0.3 VDD | V |
| VIL | "L" level input voltage RESET |  | 0 |  | 0.3 VDD | V |
| VIL | "L" level input voltage INT |  | 0 |  | 0.2 VDD | V |
| loL(peak) | "L" level peak output current P0, P1, Do-D9, CARR | $\mathrm{V} \mathrm{DD}=5.0 \mathrm{~V}$ |  |  | 10 | mA |
|  |  | VDD $=3.0 \mathrm{~V}$ |  |  | 4 |  |
| loL(peak) | "L" level peak output current P3 | V $\mathrm{VD}=5.0 \mathrm{~V}$ |  |  | 30 | mA |
|  |  | VDD $=3.0 \mathrm{~V}$ |  |  | 24 |  |
| loL(avg) | "L" level average output current P0, P1, Do-D9, CARR (Note) | VDD=5.0 V |  |  | 5 | mA |
|  |  | VDD=3.0 V |  |  | 2 |  |
| loL(avg) | "L" level average output current P3 (Note) | VDD=5.0 V |  |  | 15 | mA |
|  |  | VDD $=3.0 \mathrm{~V}$ |  |  | 12 |  |
| Іон(peak) | " H " level peak output current CARR | $\mathrm{V} \mathrm{DD}=5.0 \mathrm{~V}$ |  |  | -30 | mA |
|  |  | VDD=3.0 V |  |  | -15 |  |
| Іон(avg) | "H" level average output current CARR (Note) | V $\mathrm{VD}=5.0 \mathrm{~V}$ |  |  | -15 | mA |
|  |  | $\mathrm{V} D \mathrm{D}=3.0 \mathrm{~V}$ |  |  | -7 |  |
| $\Sigma$ IoL | "L" total current P0, P1, P3 |  |  |  | 30 | mA |
| $\Sigma$ Iol | "L" total current D |  |  |  | 20 | mA |
| TPON | Power reset circuit valid power rising time | Mask ROM version $V_{D D}=0 \text { to } 2.0 \mathrm{~V}$ |  |  | 100 | $\mu \mathrm{s}$ |
|  |  | One Time PROM version $\text { VDD }=0 \text { to } 2.5 \mathrm{~V}$ |  |  |  |  |

Note: The average output current is the average current value at the 100 ms interval.

## ELECTRICAL CHARACTERISTICS

(Mask ROM version: $\mathrm{Ta}=-20^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{VDD}=2.0 \mathrm{~V}$ to 5.5 V , unless otherwise noted)
(One Time PROM version: $\mathrm{Ta}=-20^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{VDD}=2.5 \mathrm{~V}$ to 5.5 V , unless otherwise noted)

| Symbol | Parameter |  | Test conditions |  | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| Vol | "L" level output voltage P0, P1, Do-D9, CARR, RESET |  |  |  | $\mathrm{loL}=5 \mathrm{~mA}$ | $\mathrm{V} D \mathrm{D}=5.0 \mathrm{~V}$ |  |  | 0.9 | V |
|  |  |  | loL $=2 \mathrm{~mA}$ | $\mathrm{VDD}=3.0 \mathrm{~V}$ |  |  | 0.9 |  |  |
| Vol | "L" level output voltage P3 |  | $\mathrm{lOL}=15 \mathrm{~mA}$ | $\mathrm{V} D \mathrm{D}=5.0 \mathrm{~V}$ |  |  | 1.5 | V |  |
|  |  |  | $\mathrm{loL}=12 \mathrm{~mA}$ | $\mathrm{VDD}=3.0 \mathrm{~V}$ |  |  | 1.5 |  |  |
| Vон | "H" level output voltage CARR |  | $\mathrm{IOH}=15 \mathrm{~mA}$ | $\mathrm{V} D \mathrm{D}=5.0 \mathrm{~V}$ | 2.4 |  |  | V |  |
|  |  |  | $\mathrm{OH}=-7 \mathrm{~mA}$ | $\mathrm{V} D \mathrm{D}=3.0 \mathrm{~V}$ | 1.0 |  |  |  |  |
| ІІн | "H" level input RESET, VDCE | current P0, P1, P2, P3, P4, | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}$ DD ( (Note) |  |  |  | 1 | $\mu \mathrm{A}$ |  |
| IIL | "L" level input VDCE | current P2, P3, P4, RESET, | V I $=0 \mathrm{~V}$ (Note) |  | -1 |  |  | $\mu \mathrm{A}$ |  |
| loz | Output current a | at off-state D0-D9 | V = $=\mathrm{V}$ D |  |  |  | 1 | $\mu \mathrm{A}$ |  |
| IDD | Supply current | at CPU operating mode | $\begin{aligned} & \text { VdD }=5.0 \mathrm{~V}, \mathrm{f}(\mathrm{XIN})=4.2 \mathrm{MHz} \\ & \text { System clock }=\mathrm{f}(\mathrm{XIN}) / 4 \end{aligned}$ |  |  | 1.3 | 2.6 | mA |  |
|  |  |  | $\mathrm{V} D \mathrm{LD}=5.0 \mathrm{~V}$ | $\mathrm{f}(\mathrm{XIN})=2 \mathrm{MHz}$ |  | 1.9 | 3.8 |  |  |
|  |  |  | System clock $=\mathrm{f}(\mathrm{XIN})$ | $f(X I N)=1 \mathrm{MHz}$ |  | 1.3 | 2.6 |  |  |
|  |  |  | $\begin{aligned} & \text { VDD }=3.0 \mathrm{~V}, \mathrm{f}(\mathrm{XIN})=4.2 \mathrm{MHz} \\ & \text { System clock }=\mathrm{f}(\mathrm{XIN}) / 4 \end{aligned}$ |  |  | 0.6 | 1.2 |  |  |
|  |  |  | $\begin{aligned} & \text { VDD }=3.0 \mathrm{~V} \\ & \text { System clock }=\mathrm{f}(\mathrm{XIN}) \end{aligned}$ | $\mathrm{f}(\mathrm{XIN})=1 \mathrm{MHz}$ |  | 0.5 | 1.0 |  |  |
|  |  |  |  | $f($ XIN $)=500 \mathrm{kHz}$ |  | 0.4 | 0.8 |  |  |
|  |  | at RAM back-up mode | $\mathrm{f}(\mathrm{XIN})=$ stop, typical value at $\mathrm{Ta}=25^{\circ} \mathrm{C}$ |  |  | 0.1 | 10 | $\mu \mathrm{A}$ |  |
| RPH | Pull-up resistor value | P0, P1, P4 | $\mathrm{V} \mathrm{DD}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{I}}=0 \mathrm{~V}$ |  | 20 | 50 | 125 | $\mathrm{k} \Omega$ |  |
|  |  |  | $\mathrm{V} D=3.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{I}}=0 \mathrm{~V}$ |  | 40 | 100 | 250 |  |  |
|  |  | RESET | $\mathrm{V} D=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{I}}=0 \mathrm{~V}$ |  | 12 | 30 | 70 | $\mathrm{k} \Omega$ |  |
|  |  |  | $\mathrm{V} D \mathrm{D}=3.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{I}}=0 \mathrm{~V}$ |  | 25 | 60 | 130 |  |  |
| $\mathrm{V}^{+}+\mathrm{V}^{-}$ | Hysteresis | INT | V DD $=5.0 \mathrm{~V}$ |  |  | 0.5 |  | V |  |
|  |  |  | $\mathrm{V} D \mathrm{D}=3.0 \mathrm{~V}$ |  |  | 0.4 |  |  |  |
|  |  | RESET | V D $=5.0 \mathrm{~V}$ |  |  | 1.5 |  | V |  |
|  |  |  | $\mathrm{V} \mathrm{dD}=3.0 \mathrm{~V}$ |  |  | 0.6 |  |  |  |

Note: In this case, the pull-up transistor of port P4 is turned off by software.

BASIC TIMING DIAGRAM


## BUILT-IN PROM VERSION

In addition to the mask ROM version, the 4570 Group has the programmable ROM version software compatible with mask ROM. The One Time PROM version has PROM which can only be written to and not be erased.
The built-in PROM version has functions similar to those of the mask ROM version, but it has a PROM mode that enables writing to built-in PROM.

Table 16 shows the product of built-in PROM version. Figure 35 shows the pin configurations of built-in PROM version. The One Time PROM version has pin-compatibility with the mask ROM version.

## Table 16 Product of built-in PROM version

| Product | PROM size <br> $(\times 10$ bits $)$ | RAM size <br> $(\times 4$ bits $)$ | Package | ROM type |
| :--- | :---: | :---: | :---: | :---: |
| M34570E8FP | 8192 words | 128 words | 36P2R-A | One Time PROM |
| M34570EDFP | 16384 words | 128 words | 36P2R-A |  |

## PIN CONFIGURATION (TOP VIEW)



Fig. 35 Pin configuration of built-in PROM version

## (1) PROM mode

The built-in PROM version has a PROM mode in addition to a normal operation mode. The PROM mode is used to write to and read from the built-in PROM.
In the PROM mode, the programming adapter can be used with a general-purpose PROM programmer to write to or read from the built-in PROM as if it were M5M27C256K. Programming adapter is listed in Table 17. Contact addresses at the end of this book for the appropriate PROM programmer.

- Writing and reading of built-in PROM

Programming voltage is 12.5 V . Write the program in the PROM of the built-in PROM version as shown in Figure 36.

## (2) Notes on handling

(1) A high-voltage is used for writing. Take care that overvoltage is not applied. Take care especially at turning on the power.
(2) For the One Time PROM version Mitsubishi Electric corp. does not perform PROM writing test and screening in the assembly process and following processes. In order to improve reliability after writing, performing writing and test according to the flow shown in Figure 37 before using is recommended.

Table 17 Programming adapter

| Microcomputer | Programming adapter |
| :---: | :---: |
| M34570E8FP, M34570EDFP | PCA7425 |



Fig. 36 PROM memory map


Fig. 37 Flow of writing and test of the product shipped in blank


## 4500 SERIES MASK ROM ORDER CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M34570M4-XXXFP MITSUBISHI ELECTRIC

Please fill in all items marked $*$ 。


* 1. Confirmation

Three sets of EPROMs are required for each pattern if this order is performed by EPROMs. One floppy disk is required for each pattern if this order is performed by floppy disk.

Ordering by the EPROMs
Specify the type of EPROMs submitted (check in the approximate box).
If at least two of the three sets of EPROMs submitted contain the identical data, we will produce masks based on this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differ from this data. Thus, the customer must be especially careful in verifying the data contained in the EPROMs submitted.

Checksum code for entire EPROM area $\square$ (hexadecimal notation)

EPROM Type:

| 27C256 |  | $\square 27 \mathrm{C} 512$ |  |
| :---: | :---: | :---: | :---: |
| - | $\begin{aligned} & 0000_{16} \\ & \text { OFFF }_{16} \end{aligned} 4.00 \mathrm{~K}$ |  | $\begin{aligned} & 0000_{16} \\ & \text { OFFF }_{16} \end{aligned} 4.00 \mathrm{~K}$ |
|  | $\begin{aligned} & 4000_{16} 4.00 \mathrm{~K} \\ & 4 \mathrm{FFF}_{16} \\ & 7 \mathrm{FFF}_{16} \end{aligned}$ |  | $\begin{aligned} & 400 \mathrm{I}_{16} 4.00 \mathrm{~K} \\ & \text { 4FFF }_{16} \\ & \text { FFFF }_{16} \end{aligned}$ |

[^2]4500 SERIES MASK ROM ORDER CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M34570M4-XXXFP MITSUBISHI ELECTRICOrdering by floppy disk
We will produce masks based on the mask files generated by the mask file generating utility. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differs from this mask file. Thus, extreme care must be taken to verify the mask file in the submitted floppy disk. The submitted floppy disk must be-3.5 inch 2HD type and DOS/V format. And the number of the mask files must be 1 in one floppy disk.

File code

(hexadecimal notation)

Mask file name

.MSK (equal or less than eight characters)

* 2. Mark Specification

Mark specification must be submitted using the correct form for the type of package being ordered. Fill out the approximate Mark Specification Form (36P2R-A for M34570M4-XXXFP) and attach to the Mask ROM Order Confirmation Form.

* 3. Comments


## 4500 SERIES MASK ROM ORDER CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M34570M8-XXXFP MITSUBISHI ELECTRIC

Please fill in all items marked $*$.


* 1. Confirmation

Three sets of EPROMs are required for each pattern if this order is performed by EPROMs.
One floppy disk is required for each pattern if this order is performed by floppy disk.

Ordering by the EPROMs
Specify the type of EPROMs submitted (check in the approximate box).
If at least two of the three sets of EPROMs submitted contain the identical data, we will produce masks based on this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differ from this data. Thus, the customer must be especially careful in verifying the data contained in the EPROMs submitted.

Checksum code for entire EPROM area $\square$ (hexadecimal notation)

EPROM Type:

| 27C256 |  | 27C512 |  |
| :---: | :---: | :---: | :---: |
|  | ${ }_{1 \text { FFF }_{16}}^{0000_{16}} 8.00 \mathrm{~K}$ |  | $\begin{aligned} & 0000_{16} \\ & {1 F F F_{16}}^{8.00 K} \end{aligned}$ |
| - | $\begin{array}{ll} 4000_{16} & 8.00 \mathrm{~K} \\ 5 \mathrm{FFF}_{16} \\ 7 \mathrm{FFF}_{16} & \end{array}$ |  | $\begin{aligned} & 4000_{16} 8.00 \mathrm{~K} \\ & 5 \mathrm{FFF}_{16} \\ & \text { FFFF }_{16} \end{aligned}$ |

Set "FF16" in the shaded area.
Set "1112" in the area $\square$ of low-order and high-order 5-bit data.

## 4500 SERIES MASK ROM ORDER CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M34570M8-XXXFP MITSUBISHI ELECTRIC

$\square$ Ordering by floppy disk
We will produce masks based on the mask files generated by the mask file generating utility. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differs from this mask file. Thus, extreme care must be taken to verify the mask file in the submitted floppy disk.
The submitted floppy disk must be-3.5 inch 2HD type and DOS/V format. And the number of the mask files must be 1 in one floppy disk.

(hexadecimal notation)

Mask file name

.MSK (equal or less than eight characters)

* 2. Mark Specification

Mark specification must be submitted using the correct form for the type of package being ordered. Fill out the approximate Mark Specification Form (36P2R-A for M34570M8-XXXFP) and attach to the Mask ROM Order Confirmation Form.

* 3. Comments



## 4500 SERIES MASK ROM ORDER CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M34570MD-XXXFP MITSUBISHI ELECTRIC

Please fill in all items marked *.


* 1. Confirmation

Three sets of EPROMs are required for each pattern if this order is performed by EPROMs.
One floppy disk is required for each pattern if this order is performed by floppy disk.Ordering by the EPROMs
Specify the type of EPROMs submitted (check in the approximate box).
If at least two of the three sets of EPROMs submitted contain the identical data, we will produce masks based on this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differ from this data. Thus, the customer must be especially careful in verifying the data contained in the EPROMs submitted.

Checksum code for entire EPROM area $\square$ (hexadecimal notation)

EPROM Type:


Set "FF16" in the shaded area.
Set "1112" in the area of low-order and high-order 5-bit data.

4500 SERIES MASK ROM ORDER CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M34570MD-XXXFP MITSUBISHI ELECTRICOrdering by floppy disk
We will produce masks based on the mask files generated by the mask file generating utility. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differs from this mask file. Thus, extreme care must be taken to verify the mask file in the submitted floppy disk. The submitted floppy disk must be-3.5 inch 2HD type and DOS/V format. And the number of the mask files must be 1 in one floppy disk.

File code

(hexadecimal notation)

Mask file name

.MSK (equal or less than eight characters)

* 2. Mark Specification

Mark specification must be submitted using the correct form for the type of package being ordered. Fill out the approximate Mark Specification Form (36P2R-A for M34570MD-XXXFP) and attach to the Mask ROM Order Confirmation Form.

* 3. Comments


## MARK SPECIFICATION FORM

# 36P2R-A (36-PIN SHRINK SOP) MARK SPECIFICATION FORM 

Mitsubishi IC catalog name



Please choose one of the marking types below ( $A, B, C$ ), and enter the Mitsubishi catalog name and the special mark (if needed).
A. Standard Mitsubishi Mark

B. Customer's Parts Number + Mitsubishi catalog name


Customer's Parts Number
Note : The fonts and size of characters are standard Mitsubishi type. Mitsubishi IC catalog name
Note1: The mark field should be written right aligned.
2 : The fonts and size of characters are standard Mitsubishi type.
3 : Customer's Parts Number can be up to 11 characters : Only 0 ~ $9, A \sim Z,+,-, /,(), \&,, \odot$, (periods), , (commas) are usable.
C. Special Mark Required


Note1: If the Special Mark is to be Printed, indicate the desired layout of the mark in the left figure. The layout will be duplicated as close as possible.
Mitsubishi lot number (6-digit or 7-digit) and Mask ROM number (3-digit) are always marked.
2 : If the customer's trade mark logo must be used in the Special Mark, check the box below.
Please submit a clean original of the logo.
For the new special character fonts a clean font original (ideally logo drawing) must be submitted.

Special logo required


3 : The standard Mitsubishi font is used for all characters except for a logo.

## PACKAGE OUTLINE

## 36P2R-A

Plastic 36pin 450mil SSOP


# RenesasTechnology Corp. <br> Nippon Bldg.,6-2,Otemachi 2-chome,Chiyoda-ku,Tokyo,100-0004 Japan 

- Keep safety first in your circuit designs!

Mitsubishi Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

[^3]REVISION DESCRIPTION LIST

## 4570 GROUP DATA SHEET




[^0]:    Note: Level of the P21/INT pin can be examined with the SNZIO instruction.

[^1]:    Note: "R" represents read enabled, and "W" represents write enabled.

[^2]:    Set "FF16" in the shaded area.
    Set " 1112 " in the area $\square$ of low-order and high-order 5-bit data.

[^3]:    Notes regarding these materials
    These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party.
    Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts or circuit application examples Mitsubishi Electric Corporation
    All information contained in these materials, including product data, diagrams and charts, represent information on products at the time of publication of these materials, and are subject to change by Mitsubishi Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for the latest product information before purchasing a product listed herein.
    Mitsubishi Electric Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
    The prior written approval of Mitsubishi Electric Corporation is necessary to reprint or reproduce in whole or in part these materials.
    If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
    Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
    Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for further details on these materials or the products contained therein

