


Rad-hard 1 GHz low noise operational amplifier



Features

- Bandwidth: 1 GHz (gain = 2)
- Slew rate: 1800 V/ μ s
- Input noise: 1.3 nV/ $\sqrt{\text{Hz}}$
- Distortion: SFDR = -78 dBc (10 MHz, 2 V_{pp})
- 100 Ω load optimized output stage
- 5 V power supply
- ELDRS free up to 300 krad
- SEL immune at 110 MeV.cm²/mg
- SET characterized
- SMD pin: 5962F07231
- Mass: 0.45 g

Applications

- Space data acquisition systems
- Aerospace instrumentation
- Nuclear and high energy physics
- Harsh environments
- ADC drivers

Product status link


[RHF330A](#)

Description

The [RHF330A](#) device is a current feedback, single operational amplifier that uses very high-speed complementary technology to provide a large bandwidth of 1 GHz in gains of 2 while drawing only 16.6 mA of quiescent current. The [RHF330A](#), also offers 0.1 dB gain flatness up to 160 MHz with a gain of 2. With a slew rate of 1800 V/ μ s and an output stage optimized for standard 100 Ω loads, this device is highly suitable for applications where speed and low distortion are the main requirements. The [RHF330A](#) is mounted in a Flat-8 hermetic package.

1 Pin description

Figure 1. Pin connections of ceramic Flat-8 (top view)



1. The upper metallic lid is electrically connected to pin 5

2 Absolute maximum ratings and operating conditions

Table 1. Absolute maximum ratings

Symbol	Parameter		Value	Unit
V _{CC}	Supply voltage (voltage difference between -V _{CC} and V _{CC} pins) ⁽¹⁾		6	V
V _{id}	Differential input voltage ⁽²⁾		±0.5	
V _{in}	Input voltage range ⁽³⁾		±2.5	
T _{stg}	Storage temperature		-65 to 150	°C
T _j	Maximum junction temperature		150	
R _{thja}	Thermal resistance junction to ambient area		150	
R _{thjc}	Thermal resistance junction to case		22	°C/W
P _{max}	Maximum power dissipation (at T _{amb} = 25 °C) for T _j = 150 °C ⁽⁴⁾		830	
ESD	HBM: human body model ⁽⁵⁾	Pins 1, 4, 5, 6, 7 and 8	2	kV
		Pins 2 and 3	0.6	
	MM: machine model ⁽⁶⁾	Pins 1, 4, 5, 6, 7 and 8	200	V
		Pins 2 and 3	80	
	CDM: charged device model ⁽⁷⁾	Pins 1, 4, 5, 6, 7 and 8	1.5	kV
		Pins 2 and 3	1	
	Latch-up immunity		200	mA

1. All voltage values are measured with respect to the ground pin.
2. The differential voltage is the non-inverting input terminal with respect to the inverting input terminal.
3. The magnitude of the input and output voltages must never exceed V_{CC} + 0.3 V.
4. Short-circuits can cause excessive heating. Destructive dissipation can result from short-circuits on all amplifiers.
5. Human body model: a 100 pF capacitor is charged to the specified voltage, then discharged through a 1.5 kΩ resistor between two pins of the device. This is done for all couples of connected pin combinations while the other pins are floating.
6. This is a minimum value. Machine model: a 200 pF capacitor is charged to the specified voltage, then discharged directly between two pins of the device with no external series resistor (internal resistor < 5 Ω). This is done for all couples of connected pin combinations while the other pins are floating.
7. Charged device model: all pins and package(s) are charged together to the specified voltage and then discharged directly to ground through only one pin.

Table 2. Operating conditions

Symbol	Parameter	Value	Unit
V _{CC}	Supply voltage	4.5 to 5.5	V
V _{icm}	Common-mode input voltage	(-V _{CC}) + 1.5 to (V _{CC}) - 1.5	
T _{amb}	Operating free-air temperature range ⁽¹⁾	-55 to 125	°C

1. T_j must never exceed 150 °C. $P = (T_j - T_{amb}) / R_{thja} = (T_j - T_{case}) / R_{thjc}$ where P is the power that the RHF330A must dissipate in the application.

3 Electrical characteristics

Table 3. Electrical characteristics for $V_{CC} = \pm 2.5\text{ V}$, $T_{amb} = 25\text{ }^{\circ}\text{C}$ (unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit	
DC performance							
V _{io}	Input offset voltage		125 °C	-3.1		3.1	mV
			25 °C	-3.1	0.18	3.1	
			-55 °C	-3.1		3.1	
I _{ib+}	Non-inverting input bias current		125 °C			55	μA
			25 °C		26	55	
			-55 °C			55	
I _{ib-}	Inverting input bias current		125 °C			34	
			25 °C		7	22	
			-55 °C			34	
CMR	Common mode rejection ratio, 20 log (ΔV _{ic} /ΔV _{io})	ΔV _{ic} = ±1 V	125 °C	48			
			25 °C	48	54		
			-55 °C	48			
SVR	Supply voltage rejection ratio, 20 log (ΔV _{CC} /ΔV _{out})	ΔV _{CC} = 3.5 V to 5 V	125 °C	45			dB
			25 °C	60	74		
			-55 °C	45			
PSRR	Power supply rejection ratio, 20 log (ΔV _{CC} /ΔV _{out})	ΔV _{CC} = 200 mV _{pp} at 1 kHz	25 °C		56		
I _{CC}	Supply current	No load	125 °C			20.2	mA
			25 °C		16.6	20.2	
			-55 °C			20.2	
Dynamic performance and output characteristics							
R _{OL}	Transimpedance	ΔV _{out} = ±1 V, R _L = 100 Ω	125 °C	85			kΩ
			25 °C	104	153		
			-55 °C	85			
Bw	-3 dB bandwidth	V _{out} = 20 mV _{pp} , R _L = 100 Ω, A _V = 2	25 °C		1000		MHz
		R _L = 100 Ω, A _V = -4	25 °C		630		
	Gain flatness at 0.1 dB	V _{out} = 20 mV _{pp} , R _L = 100 Ω, A _V = 2	25 °C		160		
SR	Slew rate ⁽¹⁾	V _{out} = 2 V _{pp} , A _V = 2, R _L = 100 Ω	25 °C		1800		V/μs
V _{OH}	High level output voltage	R _L = 100 Ω	125 °C	1.35			V
			25 °C	1.5	1.64		
			-55 °C	1.35			
V _{OL}	Low level output voltage	R _L = 100 Ω	125 °C			-1.35	

Symbol	Parameter	Test conditions		Min.	Typ.	Max.	Unit
V _{OL}	Low level output voltage	R _L = 100 Ω	25 °C		-1.55	-1.5	V
			-55 °C			-1.35	
I _{out}	I _{sink}	Output to GND	125 °C	360			mA
			25 °C	360	453		
			-55 °C	360			
	I _{source}	Output to GND	125 °C	-320			
			25 °C	-320	-400		
			-55 °C	-320			
Noise and distortion							
eN	Equivalent input noise voltage ⁽²⁾	F = 100 kHz	25 °C		1.3		nV/√ Hz
iN	Equivalent positive input noise current ⁽²⁾	F = 100 kHz	25 °C		22		pA/√ Hz
	Equivalent negative input noise current ⁽²⁾	F = 100 kHz	25 °C		16		
SFDR	Spurious free dynamic range	A _V = 2, V _{out} = 2 V _{pp} , R _L = 100 Ω, F = 10 MHz	25 °C		-78		dBc
		A _V = 2, V _{out} = 2 V _{pp} , R _L = 100 Ω, F = 20 MHz	25 °C		-73		
		A _V = 2, V _{out} = 2 V _{pp} , R _L = 100 Ω, F = 100 MHz	25 °C		-48		
		A _V = 2, V _{out} = 2 V _{pp} , R _L = 100 Ω, F = 150 MHz	25 °C		-37		

1. Guaranteed by characterization of initial design release and upon design or process changes which affect this parameter.
2. See [Section 6.2 Noise measurements](#)

Table 4. Closed-loop gain and feedback components

Gain (V/V)	1	-1	2	-2	4	-4	10	-10
$R_{fb}\ (\Omega)$	300	270	300	270	240	240	200	200

4 Electrical characteristic curves

Figure 2. Frequency response, positive gain




Figure 3. Flatness, gain = 2 compensated




Figure 4. Flatness, gain = 4 compensated




Figure 5. Flatness, gain = 10 compensated










Figure 6. Quiescent current vs. V_{CC}

Figure 7. Positive slew rate

Figure 8. Negative slew rate

Figure 9. Output amplitude vs. load

Figure 10. Distortion vs. amplitude

Figure 11. I_{source}


Figure 12. I_{sink}




Figure 13. Noise figure




Figure 14. Input current noise vs. frequency




Figure 15. Input voltage noise vs. frequency




Figure 16. Reverse isolation vs. frequency




Figure 17. I_{out} vs. temperature











Figure 18. CMR vs. temperature

Figure 19. SVR vs. temperature

Figure 20. R_{OL} vs. temperature

Figure 21. V_{OH} and V_{OL} vs. temperature

Figure 22. I_{bias} vs. temperature

Figure 23. I_{CC} vs. temperature


Figure 24. V_{IO} vs. temperature



5 Radiations

5.1 Introduction

Table 5. Radiations summarizes the radiation performance of the RHF330A.

Table 5. Radiations

Type	Features		Value	Unit
TID	High-dose rate		300	krad
	Low-dose rate		300	
	ELDRS		300	
Heavy ions	SEL immunity (at 125 °C) up to:		110	MeV.cm ² /mg
	SET characterized	Inverting	LET _{th} = 19	MeV.cm ² /mg
			$\sigma = 4.00E-06$	cm ² /device
		Non-inverting	LET _{th} = 18	MeV.cm ² /mg
			$\sigma = 2.00E-06$	cm ² /device
		Subtracting	LET _{th} = 1	MeV.cm ² /mg
			$\sigma = 6.00E-04$	cm ² /device

5.2 Total ionizing dose (TID)

The products guaranteed in radiation within the RHA QML-V system fully comply with the MIL-STD-883 test method 1019 specification.

The RHF330A is RHA QML-V qualified, and is tested and characterized in full compliance with the MIL-STD-883 specification. It uses a mixed bipolar and CMOS technology and is tested both below 10 mrad/s (low dose rate) and between 50 and 300 rad/s (high dose rate).

- The ELDRS characterization is performed in qualification only on both biased and unbiased parts, on a sample of ten units from two different wafer lots.
- Each wafer lot is tested at high-dose rate only, in the worst bias case condition, based on the results obtained during the initial qualification.

5.3 Heavy ions

Note: The heavy ion trials are performed on qualification lots only. No additional test is performed.


6 Device description and operation

6.1 Power supply considerations

Correct power supply bypassing is very important for optimizing the performance of the device in high-frequency ranges. The bypass capacitors should be placed as close as possible to the IC pins to improve high-frequency bypassing. A capacitor greater than 1 μF is necessary to minimize the distortion. For better quality bypassing, a capacitor of 10 nF can be added, which should also be placed as close as possible to the IC pins. The bypass capacitors must be incorporated for both the negative and positive supply.

For example, on the RHF3xx single op amp demonstration board, these capacitors are C6, C7, C8, and C9.

Figure 25. Circuit for power supply bypassing



6.1.1 Single power supply


If you use a single-supply system, biasing is necessary to obtain a positive output dynamic range between the 0 V and V_{CC} supply rails. Considering the values of V_{OH} and V_{OL} , the amplifier provides an output swing from 0.9 V to 4.1 V on a 100 Ω load.

The amplifier must be biased with a mid-supply (nominally $V_{CC}/2$) in order to maintain the DC component of the signal at this value. Several options are possible to provide this bias supply, such as a virtual ground using an operational amplifier or a two-resistance divider (which is the cheapest solution). A high resistance value is required to limit the current consumption. On the other hand, the current must be high enough to bias the non-inverting input of the amplifier. If we consider this bias current (55 μA maximum) as 1 % of the current through the resistance divider, two resistances of 470 Ω can be used to maintain a mid-supply.

The input provides a high-pass filter with a break frequency below 10 Hz, which is necessary to remove the original 0 V DC component of the input signal and to set it at $V_{CC}/2$.

Figure 27. Circuit for 5 V single supply illustrates a 5 V single power supply configuration for the RHF3xx single op amp demonstration board.


A capacitor C_G is added in the gain network to ensure a unity gain at low frequencies to keep the right DC component at the output. C_G contributes to a high-pass filter with R_{fb}/R_G and its value is calculated with regard to the cut-off frequency of this low-pass filter.

Figure 26. Circuit for 5 V single supply


6.2 Noise measurements

The noise model is shown in [Figure 28. Noise model](#).

- eN : input voltage noise of the amplifier
- iNn : negative input current noise of the amplifier
- iNp : positive input current noise of the amplifier

Figure 27. Noise model


The thermal noise of a resistance R is:

$$\sqrt{4kTR\Delta F}$$

Where ΔF is the specified bandwidth, and k is the Boltzmann's constant, equal to $1,374 \cdot 10^{-23} \text{ J/}^\circ\text{K}$. T is the temperature ($^\circ\text{K}$).

On a 1 Hz bandwidth the thermal noise is reduced to:

$$\sqrt{4kTR}$$

The output noise eNo is calculated using the superposition theorem. However, eNo is not the simple sum of all noise sources but rather the square root of the sum of the square of each noise source, as shown in [Equation 1](#).

Equation 1

$$eNo = \sqrt{V_1^2 + V_2^2 + V_3^2 + V_4^2 + V_5^2 + V_6^2}$$

Equation 2

$$eNo^2 = eN^2 \cdot g^2 + iNn^2 \cdot R_2^2 + iNp^2 \cdot R_3^2 \cdot g^2 + \frac{R_2^2}{R_1} \cdot 4kTR_1 + 4kTR_2 + 1 \cdot \frac{R_2^2}{R_1} \cdot 4kTR_3$$

The input noise of the instrumentation must be extracted from the measured noise value. The real output noise value of the driver is shown in [Equation 3](#).

Equation 3

$$eNo = \sqrt{(\text{Measured})^2 - (\text{instrumentation})^2}$$

The input noise is called **equivalent input noise** because it is not directly measured but is evaluated from the measurement of the output divided by the closed loop gain (eNo/g).

After simplification of the fourth and fifth terms of [Equation 2](#), you obtain [Equation 4](#).

Equation 4

$$eNo^2 = eN^2 \cdot g^2 + iNn^2 \cdot R_2^2 + iNp^2 \cdot R_3^2 \cdot g^2 + g \cdot 4kTR_2 + 1 \cdot \frac{R_2^2}{R_1} \cdot 4kTR_3$$

6.2.1 Measurement of the input voltage noise eN

Assuming a short-circuit on the non-inverting input ($R_3 = 0$), from [Equation 4](#) you can derive [Equation 5](#).

Equation 5

$$eNo = \sqrt{eN^2 \cdot g^2 + iNn^2 \cdot R_2^2 + g \cdot 4kTR_2}$$

To easily extract the value of eN , the resistance R_2 must be as low as possible. On the other hand, the gain must be high enough. $R_3 = 0$ and gain (g) = 100.

6.2.2 Measurement of the negative input current noise iNn

To measure the negative input current noise iNn , R_3 is set to zero and [Equation 5](#) is used. This time, the gain must be lower in order to decrease the thermal noise contribution. $R_3 = 0$ and gain (g) = 10.

6.2.3 Measurement of the positive input current noise iNp

To extract iNp from [Equation 3](#), a resistance R_3 is connected to the non-inverting input. The value of R_3 must be selected so that its thermal noise contribution is as low as possible against the iNp contribution. $R_3 = 100 \, \Omega$ and gain (g) = 10.

6.3 Intermodulation distortion product

The non-ideal output of the amplifier can be described by the following series of equations.

$$V_{out} = C_0 + C_1 V_{in} + C_2 V_{in}^2 + \dots + C_n V_{in}^n$$

Where the input is $V_{in} = A \sin \omega t$, C_0 is the DC component, $C_1(V_{in})$ is the fundamental and C_n is the amplitude of the harmonics of the output signal V_{out} .

A one-frequency (one-tone) input signal contributes to harmonic distortion. A two-tone input signal contributes to harmonic distortion and to the intermodulation product.

The study of the intermodulation and distortion for a two-tone input signal is the first step in characterizing the driving capability of multi-tone input signals.

In this case:

$$V_{in} = A \sin \omega_1 t + A \sin \omega_2 t$$

Therefore:


$$V_{out} = C_0 + C_1 (A \sin \omega_1 t + A \sin \omega_2 t) + C_2 (A \sin \omega_1 t + A \sin \omega_2 t)^2 \dots + C_n (A \sin \omega_1 t + A \sin \omega_2 t)^n$$

From this expression, we can extract the distortion terms and the intermodulation terms from a single sine wave.

- Second-order intermodulation terms IM2 by the frequencies $(\omega_1 - \omega_2)$ and $(\omega_1 + \omega_2)$ with an amplitude of $C_2 A^2$.
- Third-order intermodulation terms IM3 by the frequencies $(2\omega_1 - \omega_2)$, $(2\omega_1 + \omega_2)$, $(-\omega_1 + 2\omega_2)$ and $(\omega_1 + 2\omega_2)$ with an amplitude of $(3/4)C_3 A^3$.

The intermodulation product of the driver is measured by using the driver as a mixer in a summing amplifier configuration (Figure 29. Inverting summing amplifier). In this way, the non-linearity problem of an external mixing device is avoided.

Figure 28. Inverting summing amplifier




6.4 Bias of an inverting amplifier


A resistance is necessary to achieve good input biasing, such as resistance R shown in Figure 30. Compensation of the input bias current.

The value of this resistance is calculated from the negative and positive input bias current. The aim is to compensate for the offset bias current, which can affect the input offset voltage and the output DC component. Assuming I_{ib-} , I_{ib+} , R_{in} , R_{fb} and a 0 V output, the resistance R is:

$$R = \frac{R_{in} \cdot R_{fb}}{R_{in} + R_{fb}}$$

Figure 29. Compensation of the input bias current


6.5 Active filtering

Figure 30. Low-pass active filtering, Sallen-Key


From the resistors R_{fb} and R_g it is possible to directly calculate the gain of the filter in a classic non-inverting amplification configuration.

$$A_V = g = 1 + \frac{R_{fb}}{R_g}$$

The response of the system is assumed to be:

$$T_{j\omega} = \frac{V_{out_{j\omega}}}{V_{in_{j\omega}}} = \frac{g}{1 + 2\zeta \frac{j\omega}{\omega_c} + \frac{(j\omega)^2}{\omega_c^2}}$$

The cut-off frequency is not gain-dependent and so becomes:

$$\omega_c = \frac{1}{\sqrt{R_1 R_2 C_1 C_2}}$$

The damping factor is calculated using the following expression.

$$\zeta = \frac{1}{2} \omega_c (C_1 R_1 + C_1 R_2 + C_2 R_1 - C_1 R_1 g)$$

The higher the gain, the more sensitive the damping factor. When the gain is higher than 1, it is preferable to use very stable resistor and capacitor values. In the case of $R_1 = R_2 = R$:

$$\zeta = \frac{2C_2 - C_1 \frac{R_{fb}}{R_g}}{2\sqrt{C_1 C_2}}$$

Due to a limited selection of capacitor values in comparison with the resistors, you can set $C_1 = C_2 = C$, so that:


$$\zeta = \frac{2R_2 - R_1 \frac{R_{fb}}{R_g}}{2\sqrt{R_1 R_2}}$$

7 Package information

In order to meet environmental requirements, ST offers these devices in different grades of **ECOPACK** packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

7.1 Ceramic Flat-8 package information

Figure 31. Ceramic Flat-8 package outline



Note: The upper metallic lid is electrically connected to pin 5. No other pin is electrically connected to the metallic lid nor to the IC die inside the package.

Table 6. Ceramic Flat-8 package mechanical data

Ref.	Dimensions					
	Millimeters			Inches		
	Min.	Typ.	Max.	Min.	Typ.	Max.
A	2.24	2.44	2.64	0.088	0.096	0.104
b	0.38	0.43	0.48	0.015	0.017	0.019
c	0.10	0.13	0.16	0.004	0.005	0.006
D	6.35	6.48	6.61	0.250	0.255	0.260
E	6.35	6.48	6.61	0.250	0.255	0.260
E2	4.32	4.45	4.58	0.170	0.175	0.180
E3	0.88	1.01	1.14	0.035	0.040	0.045
e		1.27			0.050	
L	6.51		7.38	0.256		0.291
Q	0.66	0.79	0.92	0.026	0.031	0.036
S1	0.92	1.12	1.32	0.036	0.044	0.052
N	08			08		

8 Ordering information

Table 7. Ordering information

Order code	SMD ⁽¹⁾	Quality level	Package	Finishing	Marking ⁽²⁾	Packing
RHF330AK1	—	Engineering model	Flat-8	Gold	RHF330AK1	Strip pack
RHF330AK01V	5962F07231	QML-V flight	Flat-8		5962F0723102VYC	

- Standard microcircuit drawing
- Specific marking only. Complete marking includes the following:
 - ST logo
 - Date code (date the package was sealed) in YYWWA (year, week, and lot index of week)
 - Country of origin (FR = France)

Other information

The date code is structured as shown below:

- EM xyywwz
 - QML-V yywwz
- where:
- x (EM only) = 3 and the assembly location is Rennes, France
 - yy = last two digits of the year
 - ww = week digits
 - z = lot index in the week

Product documentation

Each product shipment includes a set of associated documentation within the shipment box. This documentation depends on the quality level of the products, as detailed in the table below.

The certificate of conformance is provided on paper whatever the quality level. For QML parts, complete documentation, including the certificate of conformance, is provided on a CDROM.

Table 8. Product documentation

Quality level	Item
Engineering model	Certificate of conformance including : Customer name Customer purchase order number ST sales order number and item ST part number Quantity delivered Date code Reference to ST datasheet Reference to TN1181 on engineering models ST Rennes assembly lot ID
QML-V Flight	Certificate of Conformance including: Customer name Customer purchase order number ST sales order number and item ST part number Quantity delivered Date code Serial numbers Group C reference Group D reference Reference to the applicable SMD ST Rennes assembly lot ID
	Quality control inspection (groups A, B, C, D, E)
	Screening electrical data in/out summary
	Precap report
	PIND (particle impact noise detection) test
	SEM (scanning electronic microscope) inspection report
	X-ray plates

Revision history

Table 9. Document revision history

Date	Revision	Changes
20-May-2009	1	Initial release.
04-May-2010	2	Modified temperature limits in Table 4 Changed order codes in Ordering information table
27-May-2010	3	Added Mass in Features on cover page. Added full ordering information in Table 1
17-Jan-2013	4	Document status promoted from preliminary data to production data Added note to the Package information section and in the "Pin connections" diagram on the cover page.
06-Feb-2015	5	Replaced package name with "Flat-8S" instead of "Flat-8". Replaced package silhouette and added marker to show the position of pin 1 on package silhouette, pinout, and drawing. Features: updated Device summary: updated Table 4: "Electrical characteristics for VCC = ± 2.5 V, Tamb = 25 °C (unless otherwise specified)": removed footnotes 1 and 2. Added Radiations Added Device description and operation and updated document layout accordingly. Added Ordering information Added Other information
31-Mar-2016	6	Updated document layout Table 1: "Device summary": updated footnote 1, SMD = standard microcircuit drawing.
03-Apr-2017	7	Added part number RHF330A Replaced cover image Updated Features Updated Applications Updated Description Added Section 1: "Pin description" Section 2: "Absolute maximum ratings and operating conditions": updated Rthja and Rthjc values. Table 4: updated Bw and SR parameters Section 5.2: "Total ionizing dose (TID)": corrected typos Section 6: "Device description and operation": removed "Demonstration board schematics". Added Section 7.2: "Ceramic Flat-8 package information" Table 9: "Order codes": updated table title, removed column "EPPL", added order codes RHF330AK1 and RHF330AK01V, and updated footnotes.
12-Feb-2020	8	Removed the part number RHF330 and all its references throughout the document due to obsolete status. Updated Section 8 Ordering information .

Contents

1	Pin description	2
2	Absolute maximum ratings and operating conditions	3
3	Electrical characteristics.....	4
4	Electrical characteristic curves	6
5	Radiations.....	11
5.1	Introduction	11
5.2	Total ionizing dose (TID).....	11
5.3	Heavy ions	11
6	Device description and operation	12
6.1	Power supply considerations	12
6.1.1	Single power supply	12
6.2	Noise measurements	13
6.2.1	Measurement of the input voltage noise eN	14
6.2.2	Measurement of the negative input current noise iNn	14
6.2.3	Measurement of the positive input current noise iNp	14
6.3	Intermodulation distortion product.....	14
6.4	Bias of an inverting amplifier	15
6.5	Active filtering	16
7	Package information.....	18
7.1	Ceramic Flat-8 package information.....	18
8	Ordering information	20
	Revision history	22

List of tables

Table 1.	Absolute maximum ratings	3
Table 2.	Operating conditions	3
Table 3.	Electrical characteristics for $V_{CC} = \pm 2.5\text{ V}$, $T_{amb} = 25\text{ °C}$ (unless otherwise specified)	4
Table 4.	Closed-loop gain and feedback components	5
Table 5.	Radiations	11
Table 6.	Ceramic Flat-8 package mechanical data	19
Table 7.	Ordering information.	20
Table 8.	Product documentation.	21
Table 9.	Document revision history	22

List of figures

Figure 1.	Pin connections of ceramic Flat-8 (top view)	2
Figure 2.	Frequency response, positive gain	6
Figure 3.	Flatness, gain = 2 compensated	6
Figure 4.	Flatness, gain = 4 compensated	6
Figure 5.	Flatness, gain = 10 compensated	6
Figure 6.	Quiescent current vs. V_{CC}	7
Figure 7.	Positive slew rate	7
Figure 8.	Negative slew rate	7
Figure 9.	Output amplitude vs. load	7
Figure 10.	Distortion vs. amplitude	7
Figure 11.	I_{source}	7
Figure 12.	I_{sink}	8
Figure 13.	Noise figure	8
Figure 14.	Input current noise vs. frequency	8
Figure 15.	Input voltage noise vs. frequency	8
Figure 16.	Reverse isolation vs. frequency	8
Figure 17.	I_{out} vs. temperature	8
Figure 18.	CMR vs. temperature	9
Figure 19.	SVR vs. temperature	9
Figure 20.	R_{OL} vs. temperature	9
Figure 21.	V_{OH} and V_{OL} vs. temperature	9
Figure 22.	I_{bias} vs. temperature	9
Figure 23.	I_{CC} vs. temperature	9
Figure 24.	V_{io} vs. temperature	10
Figure 25.	Circuit for power supply bypassing	12
Figure 26.	Circuit for 5 V single supply	13
Figure 27.	Noise model	13
Figure 28.	Inverting summing amplifier	15
Figure 29.	Compensation of the input bias current	16
Figure 30.	Low-pass active filtering, Sallen-Key	16
Figure 31.	Ceramic Flat-8 package outline	18

IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2020 STMicroelectronics – All rights reserved