
TPS2661x: 50 V, Universal 4-20 mA, ±20-mA Current Loop Protector with Input/Output Miswiring Protection

1 Features

- ±50-V operating voltage, ±55-V absolute maximum
- Integrated fixed bipolar 30-mA (±15%) current limit
- Allows 2x current limit at startup
- 50% space savings compared to a typical discrete protection circuit
- Low R-on: 7.5-Ω typical
- Low Iq (< 100 nA) - current drawn from loop when powered from external supply
- Protection against mis-wiring conditions on IN and OUT
- Protection during signal line surge IEC61000-4-5 (with external TVS)
- Criteria-A EFT (IEC61000-4-4) immunity (with external TVS)
- Supports loop testing without supply (TPS26610 only)
- HART compliant
- Enable control
- $\overline{\text{SGOOD}}$ for system health monitoring
- Thermal shutdown

2 Applications

- Factory automation and control – PLCs- Analog Input / Output Module
- Motor drives control
- HART Inputs
- HVAC Controllers
- UART IO Protection
- Thermal Controller



Typical Circuit Schematic

3 Description

The TPS2661x is a compact, feature rich, fully integrated current loop protector suitable for analog inputs, analog outputs, sensor transmitters, HART Inputs and UART IO protection. It provides Universal Input protection for ±20 mA, 0 to 20 mA, 4-20 mA. Low R_{ON} of 7.5 Ω minimizes drop in the current loop, thereby extending operating range and supporting operation even with lower voltage power supplies. The device can withstand and protect the loads from positive and negative supply voltages up to ±50 V. The MODE pin allows flexibility to enable 2x current limit through the device to enable proper startup of two wire transmitters. Device is capable of operating from an external bipolar supply as low as ± 2.5 V to ±20 V. It can also be powered from unipolar supplies as low as 3 V to 30 V. In case the external bias supply (+Vs) is down, the device intelligently switches from external supply to loop supply in TPS26610 variant, thereby not breaking the loop in redundant systems.

The device also protects the system from output side miswiring in Analog Outputs and sensor transmitters by turning off the current path when potential on OUT pin exceeds the supply rails. The internal robust protection control blocks along with the 50-V rating of the TPS2661x helps to protect against surge (IEC61000-4-5) and EFT (IEC61000-4-4) transients for signal lines. The device greatly reduces system footprint by its 2.9 mm × 1.6 mm 8-pin SOT-23 package.

Device Information (1)

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS26610 TPS26611 TPS26612	SOT-23 (8)	2.9 mm × 1.6 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.




Figure 3-1. Miswiring Protection on Input from Field Supply

ADVANCE INFORMATION

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. ADVANCE INFORMATION for preproduction products; subject to change without notice.

ADVANCE INFORMATION

Table of Contents

1 Features....1
2 Applications....1
3 Description....1
4 Revision History....2
5 Device Comparison Table....3
6 Pin Configuration and Functions....3
7 Specifications....5
7.1 Absolute Maximum Ratings....5
7.2 ESD Ratings....5
7.3 Recommended Operating Conditions....5
7.4 Thermal Information....5
7.5 Electrical Characteristics....6
7.6 Timing Requirements....8
7.7 Typical Characteristics....9
8 Detailed Description....10
8.1 Overview....10
8.2 Functional Block Diagram....10
8.3 Feature Description....10
8.4 Device Functional Modes....16
9 Application and Implementation....19
9.1 Application Information....19
9.2 Typical Application: Analog Input Protection for Current Inputs with TPS26610....19
9.3 Typical Application: Analog Input Protection for Multiplexed Current and Voltage Inputs with TPS26611....21
9.4 System Examples....23
9.5 Applications Limitations....27
10 Power Supply Recommendations....28
11 Layout....29
11.1 Layout Guidelines....29
11.2 Layout Example....29
12 Device and Documentation Support....30
12.1 Documentation Support....30
12.2 Receiving Notification of Documentation Updates....30
12.3 Support Resources....30
12.4 Trademarks....30
12.5 Electrostatic Discharge Caution....30
12.6 Glossary....30
13 Mechanical, Packaging, and Orderable Information....30

4 Revision History

DATE	REVISION	NOTES
November 2020	*	Advance Information release.

Copyright © 2020 Texas Instruments Incorporated

5 Device Comparison Table

Part Number	EN Pin	Current Conduction without Vs Supply for Loop Testing	Auto Retry Timer	Application
TPS26610	No	Yes	Starts after thermal shutdown or after expiry of current limiting period.	Current Inputs
TPS26611	Yes	No	Starts after thermal shutdown or after expiry of current limiting period.	Multiplexed voltage and current inputs. Analog outputs.
TPS26612	Yes	No	Disabled for a duration of T_{AR_dis} for the first over-load event to support transmitters with higher start-up time. See Power Supply Protection of 2-Wire Transmitter with TPS26612.	Power supply protection for transmitters. Analog outputs.

6 Pin Configuration and Functions




Figure 6-1. TPS26611 and TPS26612 DDF Package 8-Pin SOT-23 Top View




Figure 6-2. TPS26610 DDF Package 8-Pin SOT-23 Top View

Table 6-1. Pin Functions

PIN		TYPE	DESCRIPTION
NO.	NAME		
1	GND	-	Reference ground for all internal voltages. Connect to GND of ±Vs Supply.
2	MODE	I	MODE selection pin for overload response. Sets current limit to I_{OL}, 2 × I_{OL} or 2 × I_{OL} with extended I_{OL} expiry time. See the Device Functional Modes for details.
3	-Vs	P	Negative supply for dual supply configurations. Connect to GND when using in single supply configuration.
4	IN	P	Signal / Power input.
5	OUT	P	Signal / Power output.

ADVANCE INFORMATION

Copyright © 2020 Texas Instruments Incorporated

Table 6-1. Pin Functions (continued)

PIN		TYPE	DESCRIPTION
NO.	NAME		
6	+Vs	P	Positive supply for powering device.
7	EN	I	Enable control. Pull EN low to turn off the device. EN has internal pull-up and it can be left floating to enable the device (for TPS26611/12).
	DNC	—	Do not connect. Leave this pin floating or open (for TPS26610).
8	$\overline{\text{SGOOD}}$	O	Signal good indicator pin. Whenever the device is within normal operating condition, $\overline{\text{SGOOD}}$ shows low indicating signal is good to read. This pin can also be used to drive an external LED to give a visual indication about the state of system.

ADVANCE INFORMATION

Copyright © 2020 Texas Instruments Incorporated

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
IN, OUT, IN-OUT		–55	55	V
$\overline{SGOOD}$, EN,MODE		–0.3	5.5	V
+Vs		–0.3	32	V
-Vs		–22	0.3	V
I_{MODE}, $I_{\overline{SGOOD}}$, $I_{\overline{EN}}$	Source Current	Internally Limited		
$I_{\overline{EN}}$	Sink Current	Internally Limited		
$I_{\overline{SGOOD}}$			200	uA
T_J	Operating Junction temperature	–40	150	°C
	Transient Junction temperature	–65	$T_{(TSD)}$	
T_{stg}	Storage temperature	–65	150	

(1) Stresses beyond those listed under *Absolute Maximum Rating* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Condition*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins(1)	±2000	V
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins(2)	±750	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
IN,OUT	Voltage	–50		50	V
+Vs,	Supply Voltage	0		30	
-Vs		–20		0	V
EN, $\overline{SGOOD}$	Voltage	0		5	V
MODE		0		3	V
T_J	Operating Junction temperature	–40		125	°C

7.4 Thermal Information

THERMAL METRIC(1)		TPS2661 DDF (SOT-23-THN) 24 PINS	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	117.8	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	57.6	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	40.2	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	2.2	°C/W

ADVANCE INFORMATION

Copyright © 2020 Texas Instruments Incorporated

7.4 Thermal Information (continued)

THERMAL METRIC[1]		TPS2661 DDF (SOT-23-THN) 24 PINS	UNIT
Ψ_{JB}	Junction-to-board characterization parameter	40	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

7.5 Electrical Characteristics

–40°C ≤ T_A = T_J ≤ +125°C, 2.25V < +Vs < 30V, -20V < -Vs < 0V, MODE = GND, $\overline{SGOOD}$ = Floating, EN = 3.3V (All voltages referenced to GND, (unless otherwise noted))

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SIGNAL INPUT (IN)						
$V_{(IN)}$	IN Signal Voltage		–50		50	V
I_Q	Sum of Leakage Currents from IN and OUT pins to GND in normal operation	$(-V_s) < V_{OUT}, V_{IN} < (Vs - 0.35\ V)$	-0.1		0.1	µA
		$(V_s - 0.35\ V) < V_{OUT}, V_{IN} < (Vs)$			1	µA
I_{QFLT}	Current leakage from IN / OUT to -Vs pin during fault as a percentage of loop current	V_{IN} > +Vs, Current Limit Operation			20	%
$I_{(OL)}$	Bipolar current limit	$V_{(IN)}$-$V_{(OUT)}$ = ±1V, -Vs connected to negative supply	±25	±30	±35	mA
	Unipolar Current limit	$V_{(IN)}$-$V_{(OUT)}$ = +1 V, -Vs connected to GND	25	30	35	mA
$I_{(OL_Pulse)}$	Transient Pulse Over Current Limit	$V_{(IN)}$-$V_{(OUT)}$ = +1.5 V, MODE = Floating	50	60	70	mA
$I_{(FASTRIP)}$	Fasttrip current limit	MODE = GND	±45		±120	mA
		MODE = Floating OR 180 k to GND	±90		±240	mA
$I_{OFF\text{-}Lkg\text{-}IN}$ + $I_{OFF\text{-}Lkg\text{-}OUT}$	Sum of leakage currents from IN and OUT pins in OFF state (Source)	–12.5 V < V_{IN} < 12.5 V; V_{OUT} = 0 V; EN = Low; ±V_s = ±15 V (TPS26611 and TPS26612)	–9.75		–5.25	µA
		-12.5 V < V_{OUT} < 12.5 V; V_{IN} = 0V; EN = Low; ±V_s = ±15 V (TPS26611 and TPS26612)	–9.75		–5.25	µA
$I_{OFF\text{-}Lkg\text{-}IN}$	Leakage current from IN pin in OFF state (Source)	–12.5 V < V_{IN} < 12.5 V; V_{OUT} = 0V; EN = Low; ±V_s = ±15 V (TPS26611 and TPS26612)	-6		–1	µA
$I_{OFF\text{-}Lkg\text{-}OUT}$	Leakage current from OUT pin in OFF state (Source)	-12.5 V < V_{OUT} <12.5 V; V_{IN} = 0V; EN = Low; ±V_s = ±15 V (TPS26611 and TPS26612)	-6		-1	µA
Overvoltage and Undervoltage Cutoff for OUT and IN Pins						
V_{OUT_OVLO}	OUT Overvoltage Protection Threshold, Rising	For TPS26610 and TPS26611	(+Vs)+0.05		(+Vs)+0.30	V
		For TPS26612	(+Vs)+1		(+Vs)+1.50	V
$V_{OUT_OVLO_hyst}$	OUT Overvoltage Hysterises		30		70	mV
V_{O/I_UVLO}	OUT/IN Undervoltage Protection Threshold, Falling		(-Vs)-0.40		(-Vs)-0.20	V
V_{O/I_UVLO_hyst}	OUT/IN undervoltage Hysterises		30		70	mV
POWER SUPPLY PINS (+Vs/-Vs)						
$V_{(+Vs)}$	+Vs Supply Operating Voltage	For TPS26610 and TPS26611 only	2.25		30	V

ADVANCE INFORMATION

Copyright © 2020 Texas Instruments Incorporated

7.5 Electrical Characteristics (continued)

–40°C ≤ T_A = T_J ≤ +125°C, 2.25V < +Vs < 30V, -20V < -Vs < 0V, MODE = GND, $\overline{SGOOD}$ = Floating, EN = 3.3V (All voltages referenced to GND, (unless otherwise noted))

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{(+Vs)}$	+Vs Supply Operating Voltage	TPS26612 only	4		30	V
$V_{(-Vs)}$	-Vs Supply Operating Voltage		–20		0	V
$Vs_{_DIFF}$	+/-Vs Supply Differential Voltage		3		50	V
$I_{(+Vs)}$	Current sourced from +Vs supply to GND in normal operation	$\overline{SGOOD}$ = Floating		0.9	1.65	mA
$I_{(+Vs)}$	Current sourced from +Vs supply to GND in fault operation	$\overline{SGOOD}$ = Floating		1	1.75	mA
$I_{(-Vs)}$	Current sinked by -Vs supply from GND				0.2	mA
I_{VS_OFF}	Off State Supply Current	EN=Low (TPS26611/12 only)			0.27	mA
Loop Testing +Vs/-Vs UNPOWERED (TPS26610 only)						
$V_{(IN-OUT)no_Vs}$	Current Loop Testing : IN to OUT Voltage drop	+/-20mA current through IN pin		±5	±8.5	V
$I_{Q\ no_Vs}$	Percentage of forced IN current going to -Vs pin				20	%
I_{OL_noVs}	No supply current limit		±22		±43	mA
PASS FET						
R_{ON}	IN to OUT total ON resistance	–40°C < T < 125°C, $I_{(IN)}$ < Overload Current	5	7.5	12.5	Ω
ENABLE (EN) TPS26611 and TPS26612 only						
$V_{(ENR)}$	EN Rising Threshold				2	V
$V_{(ENF)}$	EN Falling Threshold		0.8			V
$I_{(EN_LKG)}$	EN Leakage Current (Sink)	$V_{(EN)}$ = 5.5 V			10	µA
$I_{(EN_LKG)}$	EN Leakage Current (Source)	$V_{(EN)}$ = 0 V	-10			µA
$V_{(EN)}$	EN Open Circuit Voltage	$I_{(EN)}$ = –0.1 µA		2.1	2.4	V
SIGNAL GOOD ($\overline{SGOOD}$)						
$V_{OH_\overline{SGOOD}}$	$\overline{SGOOD}$ Output Level, HIGH	(+Vs) ≤ 2.5 V, 0mA < $I_{\overline{SGOOD}}$ < 1 mA	0.8*(+Vs)		(Vs)	V
$V_{OH_\overline{SGOOD}}$	$\overline{SGOOD}$ Output Level, HIGH	(+Vs) > 2.5V, 0 mA < $I_{\overline{SGOOD}}$< 1 mA	2		3	V
$R_{\overline{SGOOD}}$	$\overline{SGOOD}$ pull down impedance	0µ A < $I_{\overline{SGOOD}}$< 200 µA			6	kΩ
MODE						
$I_{(MODE)}$	MODE Source Current		1.7	2	2.3	µA
$MODE_R$	Mode Selection Resistor			180		kΩ
THERMAL SHUTDOWN						
$T_{(TSD)}$	Thermal Shutdown (TSD) threshold, Rising			160		°C
$T_{(TSDHyst)}$	Thermal Shutdown (TSD) Hysterises			12		°C
HART						

ADVANCE INFORMATION

Copyright © 2020 Texas Instruments Incorporated

7.5 Electrical Characteristics (continued)

–40°C ≤ T_A = T_J ≤ +125°C, 2.25V < +Vs < 30V, -20V < -Vs < 0V, MODE = GND, $\overline{SGOOD}$ = Floating, EN = 3.3V (All voltages referenced to GND, (unless otherwise noted))

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
BW	Input small signal bandwidth	–25 mA < I_{IN} < 25 mA, Delta I_{IN} = 1 mAP-P at 1 kohm		>10		kHz

7.6 Timing Requirements

–40°C ≤ T_A = T_J ≤ +125°C, 2.25V < +Vs < 30V, -20V < -Vs < 0V, MODE = GND, $\overline{SGOOD}$ = Floating, EN = 3.3V (All voltages referenced to GND, (unless otherwise noted))

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{ON_dly}	Turn ON delay with Vs/-Vs supply	Delay from +Vs/-Vs supply applied to FET on, EN = Floating		120		µs
t_{OFF_dly}	Turn OFF delay with +Vs/-Vs supply	Delay from +Vs/-Vs supply removed to FET off, EN = Floating			10	µs
$t_{ON_EN_dly}$	Turn ON delay with EN pin	+Vs/-Vs supply present, Delay from EN ↑ to FET on,		120		µs
$t_{OFF_EN_dly}$	Turn OFF delay with EN pin	+Vs/-Vs supply present, Delay from EN ↓ to FET off			10	µs
t_{OL}	Overload Current Limit response time	Load transient from 20 mA to 50 mA. Time from Load Transient to Current coming within 20% of I_{OL}		30	50	µs
t_{OL_PULSE}	Pulse Overload Current Limit response time	Load transient from 20 mA to 80 mA. Time from Load Transient to Current coming within 20% of I_{OL_Pulse}		20	50	µs
$t_{FASTRIP}$	Fast-Trip Response Time	MODE = GND, Current exceeding 120 mA to FET off			5	µs
		MODE = 180 k to GND or OPEN, Current exceeding 240 mA to FET off			5	µs
$T_{SG_Deglitch}$	$\overline{SGOOD}$ Deglitch Delay	Deglitch delay during $\overline{SGOOD}$ assertion		700		µs
		Deglitch delay during $\overline{SGOOD}$ de-assertion			1.3	ms
$t_{OUT_OV_CUT}$	OUT OVLO Cutoff detection-time	$V_{(OUT)}$ ↑ 100mV above V_{OUT_OVLO} to FET OFF	1		5	µs
t_{O/I_UV_CUT}	OUT OR IN UVLO Cutoff detection-time	OUT/IN ↓100 mV below V_{O/I_UVLO} to FET OFF	1		5	µs
$t_{OUT_CUT_Rec}$	OUT Cutoff recovery time	$V_{(OUT)}$ ↓ 100 mV below $V_{OUT_OVLO_hyst}$ to FET ON		24		µs
t_{O/I_CUT_Rec}	IN OR OUT Cutoff recovery time	OUT/IN ↑100 mV above V_{O/I_UVLO_hyst} to FET ON		20		µs
t_{OL_Expiry}	Overload Current Limit expiry time	Load transient from 20 mA to 50 mA		100		ms
$t_{OL_Pulse_Expiry}$	Pulse Overload Current expiry	Load transient from 20 mA to 100 mA		50		ms
t_{OL_Extend}	I_{OL} < I < I_{OL_PULSE} expiry timer			5.00		s
t_{RETRY1}	Auto Retry Timer 1			0.80		s
t_{RETRY2}	Auto Retry Timer 2			1.60		s
t_{AR_dis}	Auto Retry disabled time (TPS26612 only)			5		s

ADVANCE INFORMATION

Copyright © 2020 Texas Instruments Incorporated

7.7 Typical Characteristics




Figure 7-1. Current Limit with MODE = GND




Figure 7-2. Current Limit with MODE = OPEN




Figure 7-3. Auto Retry with MODE = 180 kΩ




Figure 7-4. Fast-trip Protection

ADVANCE INFORMATION

ADVANCE INFORMATION


8 Detailed Description

8.1 Overview

The TPS2661x is a family of devices providing complete protection for current loops and voltage outputs in industrial and process automation systems. The device supports both unipolar 4-20-mA current loops and bipolar ±20-mA current loops. TPS26611 is specifically tailored for universal current inputs, voltage/current multiplexed inputs while TPS26612 is tailored for powering up two wire sensor transmitters and TPS26610 is tailored for current inputs. The device can be powered from an external supply and draws < 100-nA maximum current from the current loop enabling design of high accuracy analog input systems. The device features 30 mA ±15% accurate current limit which enables using low power components in the loop like the sense resistors which reduces the overall system size and cost. TPS2661x features configurable MODE settings to allow higher current for powering up of a variety of two wire transmitters. TPS26611 also has enable control for designing V/I multiplexed analog inputs or universal Analog Input-Output modules. The device also features a Signal Good output to indicate if the there is a valid current input. The signal good pin goes high in the event of any fault or during startup of the system if there is an inrush current. The device also protects the system from Output mis-wiring in Analog Output modules or sensor transmitters by cutting off the current path if the OUT pin goes outside the +/-Vs supply rails.

The robust protection of the TPS2661x along with its ±50-V rating helps to simplify the system designs for the surge compliance. TPS2661x devices are immune to noise tests like Electrical Fast Transients that are common in industrial applications and these devices also simplify the system design for protection from surge transients (IEC61000-4-5).

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Overload Protection and Fast-trip

The TPS2661x devices feature a fixed I_{OL}: 30-mA typical, bidirectional current limit. For use in unipolar systems like 4-20-mA current loops where negative current is not desired, -Vs pin is shorted to GND pin to cutoff when

Copyright © 2020 Texas Instruments Incorporated

there is a flow of reverse current (OUT to IN). If the current tries to exceed the I_{OL} limit, the device regulates the current and eventually reducing the output voltage. Overload current threshold and time for overload protection can be selected by MODE pin. See Device Functional Modes for details. The power dissipation across the device during current regulation will be (V_{IN} - V_{OUT}) x I_{OUT} and this could heat up the device and lead to thermal shutdown. After thermal shutdown device goes into auto retry. The mode pin selects the auto retry period. See Table 8-1 and Figure 8-13 for selection of auto retry period.

The TPS2661x devices also feature a fast trip comparator. During fast transient events like output short circuit, miswiring, hotplug, etc the current through the device increases rapidly. The current limit amplifier cannot respond quickly to these events due to its limited bandwidth. Hence the fast-trip comparator architecture is designed for fast turn OFF of the internal FET during these events. The device turns off the internal FETs within a time of $t_{(FASTTRIP)}$. See Timing Requirements in Specifications for $t_{(FASTTRIP)}$. The fast-trip circuit holds the internal FET off for only a few microseconds, after which the device turns back on slowly, allowing the current-limit loop to regulate the output current to current limit as per MODE pin configuration. Figure 8-1 and Figure 8-3 illustrate the current limit behavior of TPS2661x devices. Figure 8-4 illustrates the fast-trip protection of TPS2661x devices and Figure 8-5 illustrates the auto-retry behavior in overload fault.




Figure 8-1. Overload Protection and Fast-Trip

ADVANCE INFORMATION

ADVANCE INFORMATION




Figure 8-2. Current Limit Behavior for I_{OUT} < 2 x I_{OL} with MODE = GND




Figure 8-3. Current Limit Behavior for I_{OUT} > 2 x I_{OL} with MODE = 180 kΩ




Figure 8-4. Fast-Trip Behavior




Figure 8-5. Auto-Retry behavior

8.3.2 OUTPUT / INPUT Cutoff during over-voltage, under-voltage due to mis-wiring

8.3.2.1 Output Over-Voltage

The TPS2661x devices provide protection from over-voltage events on OUT pin by turning off the internal Pass FETs and cutting off the signal path whenever V_{OUT} goes above V_{OUT_OVLO} threshold. The signal path through TPS2661x is restored again when V_{OUT} goes below [V_{OUT_OVLO} - $V_{OUT_OVLO_Hyst}$] value. The device turns off the internal FETs within a time of $t_{OUT_OV_CUT}$ after output voltage has gone above V_{OUT_OVLO} threshold. See Timing Requirements in Specifications for $t_{OUT_OV_CUT}$.The device recovers from output over-voltage within a time of $t_{OUT_CUT_Rec}$ after output voltage has gone below [V_{OUT_OVLO} - $V_{OUT_OVLO_Hyst}$] value. See Timing Requirements in Specifications for $t_{OUT_OV_CUT}$. Figure 8-6 illustrates the output over-votlage protection in TPS2661x devices.

Copyright © 2020 Texas Instruments Incorporated




Figure 8-6. Output Over-Voltage Protection

8.3.2.2 Output or Input Under-Voltage

The TPS2661x devices provide protection from under-votage events on IN and OUT pins by turning off the internal Pass FETs and cutting off the signal path whenever V_{OUT} or V_{IN} goes below V_{O/I_UVLO} threshold. The signal path through TPS2661x is restored again when V_{OUT} or V_{IN} goes above [V_{O/I_UVLO} - V_{O/I_UVLO_Hyst}] value. The device turns off the internal FETs within a time of t_{O/I_UV_CUT} after output or input voltage has gone below V $_{O/I_UVLO}$ threshold. The device recovers from output or input under-voltage within a time of $t_{OUT_CUT_Rec}$ after

output or input voltage has gone above [V_{O/I_UVLO} - V_{O/I_UVLO_Hyst}] voltage. See Timing Requirements in Specifications for t_{O/I_UV_CUT} and $t_{OUT_CUT_Rec}$.




Figure 8-7. Output/Input Cutoff

In case of over-voltage, under-voltage and miswiring events on IN and OUT pins, voltages exceeding Absolute Maximum Ratings (see Specifications) for IN and OUT Pins can damage the device. Figure 8-8 and Figure 8-9 illustrate the output and input under-voltage protection in TPS2661x devices.




Figure 8-8. Output Under-Voltage Protection




Figure 8-9. Input Under-Voltage Protection

8.3.3 External Power Supply

The TPS2661x devices are powered from an external +Vs/-Vs supply. This ensures that the TPS2661x does not draw any current from the IN/OUT pins which carry current information. TPS26610 allows current conduction from IN to OUT pins when +Vs/-Vs supplies are not present. TPS26611 and TPS26612 devices need +Vs/-Vs or +Vs/GND for operation.

For systems requiring positive and negative voltage on IN and OUT pins of TPS2661x, use bipolar supplies (+Vs and -Vs) with TPS2661x. Connect positive supply rail to +Vs and negative supply rail to -Vs pins. The device supports dual supplies from as low as ±2.25 V up to ±20 V.

For systems requiring only positive voltage on IN and OUT pins of TPS2661x, use unipolar supply (+Vs and GND) with TPS2661x.Connect positive supply rail to +Vs and -Vs pin should be connected to GND of device . When powered from single supplies, the device can be powered from +3 V up to +30 V.

The device turns-on the internal FETs with a delay time of t_{ON_dly} after powering up of +Vs supply and turns off the internal FET with a delay time of t_{OFF_dly} after powering down of +Vs supply. See Timing Requirements in Specifications for t_{ON_dly} and t_{OFF_dly}.

ADVANCE INFORMATION

Copyright © 2020 Texas Instruments Incorporated

8.3.4 Current conduction for Loop Testing without ±Vs supply (TPS26610 Only)

TPS26610 allows bipolar current limited conduction through the device even when the external +Vs/-Vs supplies are not there. When the external supply is not there, the device switches to loop power mode and derives its operating power from the 4-20-mA or ±20-mA current loop. This feature of TPS26610 enables the field installation engineer to check the wiring of the whole current loop system by passing a test current through the current loop without actually powering on the system. This feature also helps in design of safety critical redundant systems with two redundant measurements for the same current loop. In case power is not available in one system, a second system connected in the loop will still be able to read the current information since the loop is not broken. During loop testing without ±Vs supply, the device has a voltage drop of $V_{(IN-OUT)no_Vs}$, the current through device is is limited to I_{OL_noVs}. During loop testing, device draws a current of I_{OL_noVs} from IN pin. See Electrical Characteristics in Specifications for $V_{(IN-OUT)no_Vs}$, I_{qno_Vs} and I_{OL_noVs}.

8.3.5 Enable Control (TPS26611 and TPS26612)

TPS26611 and TPS26612 devices feature an EN pin for externally controlling the device through a GPIO pin. EN pin can be left floating. It is internally pulled up with $V_{(EN)}$. EN can also be made high with external voltage more than $V_{(ENR)}$ but less that or equal to 5 V. The internal FETs are turned off when EN is pulled below $V_{(ENF)}$. EN pin can source and sink a current of $I_{(EN_LKG)}$. See Electrical Characteristics in Specifications for $V_{(ENF)}$, $V_{(ENR)}$ and $I_{(EN_LKG)}$. The EN feature of TPS2661x helps the system designer to design universal voltage and current analog inputs / outputs where a lot of pin multiplexing options are made available to the end user. For turn on and tunn-off delay with EN pin, see $t_{ON_EN_dly}$ and $t_{OFF_EN_dly}$ in Timing Requirements in Specifications. Figure 8-11 and Figure 8-12 illustrate the turn-on and turn-off control with enable pin.




Figure 8-10. Enable Control




Figure 8-11. Turn-On with EN Pin




Figure 8-12. Turn-Off with EN Pin

ADVANCE INFORMATION

8.3.6 Signal Good Indicator ($\overline{SGOOD}$)

The TPS2661x provides an indication of the current signal flowing through pass FETs on the $\overline{SGOOD}$ pin. Whenever the device is in normal operating condition, the $\overline{SGOOD}$ gives a signal LOW output. However in below cases when the device is outside normal operating condition, the $\overline{SGOOD}$ pin goes HIGH:

- Device current is > I_{OL} (30-mA typical)
- OUT goes outside +Vs/-Vs supply or IN goes below -Vs supply rail
- Device shuts down due to thermal limit or current limit

The $\overline{SGOOD}$ pin is also capable of driving an external LED to give a visual indication whenever the system is outside normal operating conditions.

The $\overline{SGOOD}$ pin sourcing current is derived from +Vs supply rail. For de-glitch delays in assertion and de-assertion of $\overline{SGOOD}$, see $T_{SG_Deglitch}$ in Timing Requirements in Specifications.

8.4 Device Functional Modes

The device can provide higher current up-to 2 x I_{OL} for short durations. MODE pin of the device configures the behavior of the device for higher current. Table 8-1 and Figure 8-13 describe the device behavior in different modes for I_{OL}>0.

With MODE = GND, the device limits the current to I_{OL} value for I_{OUT}> I_{OL}.

With MODE = OPEN, the device limits the output current as:

- For I_{OL}< I_{OUT} < 2 x I_{OL}, the device allows current up-to 2 × I_{OL} for a duration of $t_{OL_Pulse_Expiry}$ and then limits the current to I_{OL} value for a duration t_{OL_Expiry}.
- For 2 × I_{OL}< I_{OUT} < $I_{(FASTRIP)}$, the device limits the current 2 × I_{OL} value and for a duration of $t_{OL_Pulse_Expiry}$ and then limits the current to I_{OL} value for a duration t_{OL_Expiry}.

After the completion of t_{OL_Expiry} period, the device goes into auto-retry.

With MODE = 180 kΩ, the device limits the output current as:

- For I_{OL}< I_{OUT} < 2 x I_{OL}, the device allows current up-to 2 × I_{OL} for a duration of t_{OL_Extend} and then limits the current to I_{OL} value for a duration t_{OL_Expiry}.
- For 2 × I_{OL}< I_{OUT} < $I_{(FASTRIP)}$, the device limits the current 2 × I_{OL} value and for a duration of $t_{OL_Pulse_Expiry}$ and then limits the current to I_{OL} value for a duration t_{OL_Expiry}.

After the completion of t_{OL_Expiry} period, the device goes into auto-retry.
If the device heats up during overload and the device temperature exceeds $T_{(TSD)}$ value, the device turns off the internal pass FETs. As the device cools down and its temperature goes below [$T_{(TSD)}$ - $T_{(TSDHyst)}$] value, the device goes into auto-retry.

Table 8-1. Device Operation Under Different MODE Configurations for I_{OL} > 0

MODE Pin Configuration	I_{OUT} < I_{OL} (30 mA)	I_{OL} (30 mA) < I_{OUT} < 2 × I_{OL} (60 mA)	2 × I_{OL} (60 mA) < I_{OUT} < $I_{(FASTRIP)}$	Auto Retry Time
Shorted to GND	Current flows normally	Current limited to I_{OL} for a duration of t_{OL_Expiry} (100 ms). t_{OL_Expiry} (100 ms) timer starts when I_{OUT} exceeds I_{OL}.	Current limited to I_{OL} for a duration of t $_{OL_Expiry}$ (100 ms). t_{OL_Expiry} (100 ms) timer starts when I_{OUT} exceed I_{OL}.	t_{RETRY1} (800 ms)
Open	Current flows normally	Device allows current for $t_{OL_Pulse_Expiry}$ (50 ms) time after which it is limited to I_{OL} for t_{OL_Expiry} (100 ms) time and then auto retry. $t_{OL_Pulse_Expiry}$ (50 ms) timer starts when I_{OUT} exceeds I_{OL}.	Current limited to 2 × I_{OL} for $t_{OL_Pulse_Expiry}$ (50 ms) time after which it is limited to I_{OL} for t_{OL_Expiry} (100 ms) time and then auto retry. $t_{OL_Pulse_Expiry}$ (50 ms) timer starts when I $_{OUT}$ exceeds I_{OL}.	t_{RETRY1} (800 ms)

ADVANCE INFORMATION

Copyright © 2020 Texas Instruments Incorporated

Table 8-1. Device Operation Under Different MODE Configurations for I_{OL} > 0 (continued)

MODE Pin Configuration	I_{OUT} < I_{OL} (30 mA)	I_{OL} (30 mA) < I_{OUT} < 2 × I_{OL} (60 mA)	2 × I_{OL} (60 mA) < I_{OUT} < $I_{(FASTRIP)}$	Auto Retry Time
180 kΩ from MODE to GND	Current flows normally	Device allows current for t_{OL_Extend} (5 s) time after which it is limited to I_{OL} for t_{OL_Expiry} (100 ms) time and then auto retry. t_{OL_Extend} (5 s) timer starts when I_{OUT} exceeds I_{OL}.	Current limited to 2 × I_{OL} for $t_{OL_Pulse_Expiry}$ (50 ms) time after which it is limited to I_{OL} for t_{OL_Expiry} (100 ms) time and then auto retry. $t_{OL_Pulse_Expiry}$ (50ms) timer starts when I_{OUT} exceeds I_{OL}.	t_{RETRY2} (1.6 s)




Figure 8-13. Device Operation Under Different MODE Configurations for I_{OL} > 0

Table 8-2 and Figure 8-14 describe the device behavior in different modes for I_{OL} < 0.

Table 8-2. Device Operation Under Different MODE Configurations for I_{OL} < 0

MODE Pin Configuration	I_{OUT} > –I_{OL} (–30mA)	–2 × I_{OL}(–60 mA) < I_{OUT} < –I_{OL} (–30mA)	–$I_{(FASTRIP)}$ < I_{OUT} < –2 × I_{OL} (–60 mA)	Auto Retry Time
Shorted to GND or Open or 180 kΩ from MODE to GND	Current flows normally	Current limited to I_{OL} for a duration of t_{OL_Expiry} (100 ms). t_{OL_Expiry} (100 ms) timer starts when I_{OUT} exceeds I_{OL}.	Current limited to I_{OL} for a duration of t_{OL_Expiry} (100ms). t_{OL_Expiry} (100ms) timer starts when I_{OUT} exceed I_{OL}.	t_{RETRY1} (800 ms)

ADVANCE INFORMATION




Figure 8-14. Device Operation Under Different MODE Configurations for I_{OL} < 0

ADVANCE INFORMATION

Copyright © 2020 Texas Instruments Incorporated

9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The TPS2661x is an industrial current loop protector, providing a robust signal line protection in a wide range of indutrial and automations systems. It is suitable for protection of all kinds of current loops like the 4-20-mA or ±20-mA current loops. TPS26610 is suitable for protection in current inputs whereas TPS26611 is suitable for protection in multiplexed V/I inputs.

TPS26612 is suitable for protection in power supply of two wire current transmitters. With disabled auto-retry time for first overload event, TPS26612 enables start-up of power hungry transmitters requiring higher start up current for longer durations.

TPS26611 and TPS26612 devices can be also used to protect voltage outputs or digital communication signals like UART from miswiring of power supplies at these outputs. The device breaks the signal path by turning off the FETs when there is a voltage higher than supply voltage and thus keeping the system protected.

TPS2661x provides complete protection from industrial surge transients (IEC61000-4-5) and provides immunity from industrial fast transients (IEC610000-4-4) for signal lines.

9.2 Typical Application: Analog Input Protection for Current Inputs with TPS26610




Figure 9-1. Current Input Protection in AI Module

TPS26610 can be used for protection of current inputs in an Analog Input module as shown in Figure 9-1. The current signal is measured by ADC across R_{burden}. Bipolar current limit of ±30 mA ensures that the precision burden resistor as well as the ADC front end stays well protected against any unwanted voltages or currents caused due to faulty transmitter or miswiring. High Voltage rating of IN pin of TPS26610 ensures that it also protects the system from surge and EFT events as well.

9.2.1 Design Requirements

Table 3 shows the Design Requirements for current input protection with TPS26610.

ADVANCE INFORMATION

Table 9-1. Design Requirements

DESIGN PARAMETER		EXAMPLE VALUE
$I_{(IN)}$	Input current	±20 mA
$V_{(IN)}$	Input voltage	$-V_s$ to 50 V
$V_{(OUT)}$	OutPut voltage	$\pm V_s$
$I_{(LIM)}$	Current limit	±30 mA
R_{Burden}	Burden resistance	50 to 250 Ω

9.2.1.1 Selecting ±Vs Supplies for TPS26610

Select the ±Vs supplies for TPS2661x devices higher than absolute analog input voltage for ADC inputs.

TPS2661x devices have under-voltage and over-voltage protection on OUT pin and the internal FETs are turned off if OUT pin has voltage higher than +Vs or lower than -Vs.

TPS2661x devices also have under-voltage protection on IN pin and and the internal FETs are turned off if IN pin has a voltage lower than -Vs. See External Power Supply for using unipolar or bipolar supply with TPS2661x.

9.2.1.2 Selecting R_{Burden}

The value of R_{burden} should be selected to meet the analog the input range of the ADC for the loop current range. In case of mis-wiring faults to field supplies, the maximum current and power dissipated in R_{burden} is decieded by MODE configuration of TPS26610 device.

Table 9-2. Selection of R_{burden}

R_{burden} (Ω)	MODE Configuration	Maximum Current in R_{burden} (mA)	Maximum Power Dissipated in R_{burden} (mW)
50	MODE = GND	35	61.25
100	MODE = GND	35	122.5
250	MODE = GND	35	306.25
50	MODE = OPEN or 180 kΩ	70	245(1)
100	MODE = OPEN or 180 kΩ	70	490(1)
250	MODE = OPEN or 180 kΩ	70	1225(1)

(1) Power dissipated only for a pulse duration of 50 ms

9.2.1.3 Selecting MODE Configuration for TPS26610

See Device Functional Modes for selecting the mode configuration.

ADVANCE INFORMATION

Copyright © 2020 Texas Instruments Incorporated

9.2.1.4 Application Performance Plots for Current Inputs with TPS26610




Figure 9-2. Current Limiting with MODE = GND, R_{burden} = 50 Ω




Figure 9-3. Current Limiting with MODE = OPEN, R_{burden} = 50 Ω

9.3 Typical Application: Analog Input Protection for Multiplexed Current and Voltage Inputs with TPS26611




Figure 9-4. Protection for Multiplexed V,I Inputs in AI Module

TPS26611 can be used for protection of multiplexed inputs in an Analog Input module as shown in Figure 9-4. For this configuration, connect the IN pin of TPS26611 to one channel of the ADC for voltage measurement and

ADVANCE INFORMATION

connect OUT pin of TPS26611 to the other channel of ADC for current measurement. EN pin of TPS26611 can be used to swtch between current and voltage measurements. With EN = 0, the internal FETs of TPS26611 are turned off and voltage signal can be measured by ADC between AIN0 and AINCOM pins. Whereas with EN = 1, the internal FETs of TPS26611 are turned on and current signal can be measured by ADC between AINx and AINCOM pins.

9.3.1 Selecting ±V_S Supplies for TPS26611

See Vs supply selection in Typical Application: Analog Input Protection for Current Inputs with TPS26610.

9.3.2 Selecting MODE Configuration for TPS26611

See Device Functional Modes for selecting the mode configuration.

9.3.3 Selecting Bias Resistors R1, R2 with TPS26611 for Input Range of ADC

For ADCs with input impedance more than 2 MΩ, resistors R1, R2 are required for keeping voltage at ADC inputs within valid input range of the ADC. Resistors R1,R2 provide low impedance path for off state (EN = 0) leakage currents from IN and OUT pins of TPS26611. R1, R2 are selected to keep bias current less than 4 µA through these resistors for current measurements.

Table 9-3. Selection of Bias Resistors R1, R2

Analog Input Voltage for ADC	±V_S Supplies	Bias Current through R1, R2	R1	R2
±10 V	±15 V	< 4 µA	1.39 to 1.66 MΩ	6.67 to 6.94 MΩ
±12.5 V	±15 V	< 4 µA	1.35 to 1.71 MΩ	6.62 to 6.98 MΩ
±15 V	±18 V	< 4 µA	1.29 to 1.75 MΩ	6.58 to 7.04 MΩ

9.3.4 Application Performance Plots for V/I Inputs with TPS26611




Figure 9-5. Current Limiting with MODE = GND, R_{burden} = 50 Ω




Figure 9-6. Current Limiting with MODE = OPEN, R_{burden} = 50 Ω

ADVANCE INFORMATION

Copyright © 2020 Texas Instruments Incorporated




Figure 9-7. Enable Control with TPS26611 (EN = Low)




Figure 9-8. Enable Control with TPS26611 (EN = High)

9.4 System Examples

9.4.1 Power Supply Protection of 2-Wire Transmitter with TPS26612




Figure 9-9. Power Supply Protection for 2-Wire Transmitter with TPS26612

ADVANCE INFORMATION

TPS26612 can be used for protection of power supply powering a two wire field transmitter as shown in above figures. Connect an external signal diode from IN to +Vs pin of TPS26612 if the power supply is external field power to protect the system from miswiring as shown in Figure 9-9. In case the supply is internal to the module and miswiring is not a possibility the signal diode is not needed. TPS26612 has auto-retry timer disable for the first overload fault after power-up. With auto-retry disabled, TPS26612 is able to power up 2-wire transmitters requiring higher start-up for longer durations (up-to 5 sec.). During the first overload fault, TPS26612 device goes into thermal shutdown as the junction temperature reaches T_{SD} and turns on as the junction temperture goes below [T_{TSD} - $T_{TSDHyst}$].




Figure 9-10. Startup of 2-Wire Transmitters with TPS26612

ADVANCE INFORMATION

Copyright © 2020 Texas Instruments Incorporated

9.4.2 Protection of 3-Wire Transmitters and Analog Output Modules with TPS26611/12




Figure 9-11. Analog Output Protection with TPS26611 or TPS26612

TPS26611 or TPS26612 can be used for protection of the front end electronics of a 3/4-wire transmitter and analog output module against any high voltage field miswiring as shown in Figure 9-11. The OUT pin voltage is monitored with respect to the +Vs/-Vs supply voltages. If the OUT voltage goes outside the +Vs/-Vs supply rails, the FETs cutoff current conduction path and protects the whole system.

9.4.3 UART IO Protection with TPS26611/12

TPS26611 or TPS26612 can be used for protection of UART IO lines as shown in Figure 9-12. The OUT pin voltage is monitored with respect to the +Vs/-Vs supply voltages. If the OUT voltage goes outside the +Vs/-Vs supply rails, the FETs cutoff the current conduction path and protects the whole system.




Figure 9-12. UART IO Protection

ADVANCE INFORMATION

ADVANCE INFORMATION




Figure 9-13. 115.2 Kbps UART Signal through TPS2661x with V_S of 5 V

Figure 9-13 shows a UART signal of 115.2 Kbps through TPS2661x with amplitude of 4 V.

Copyright © 2020 Texas Instruments Incorporated

9.5 Applications Limitations

- Internal FETs of TPS2661x devices can turn-on when $V_{(IN)}$ < V ($–V_s$) - 30.5 V. Use –20 V for powering -Vs pin to prevent turn on of internal FET in this condition.
- Internal FETs of TPS2661x devices can turn on when $V_{(OUT)}$ < V ($–V_s$) - 38 V. Use –12 V to –20 V for powering -Vs pin to prevent turn on of internal FET in this condition.
- .When Voltage at IN pin is more than $+V_s$ voltage by more than 4 V, device limits the current to value either higher or lower than I_{OL}. Power $+V_s$ with supply 4 V more than the peak input voltage.

These limitations will be fixed in final release of TPS2661x devices.

ADVANCE INFORMATION

Copyright © 2020 Texas Instruments Incorporated

10 Power Supply Recommendations

For systems requiring positive and negative voltage on IN and OUT pins of TPS2661x, use bipolar supplies (+Vs and -Vs) with TPS2661x. Connect positive supply rail to +Vs and negative supply rail to -Vs pins. The device supports dual supplies from ±2.25 V to ±20 V.

For systems requiring only positive voltage on IN and OUT pins of TPS2661x, use unipolar supply (+Vs and GND) with TPS2661x. Connect positive supply rail to +Vs and -Vs pin should be connected to GND of device. When powered from single supplies, the device can be powered from +3 V to +30 V.

ADVANCE INFORMATION

Copyright © 2020 Texas Instruments Incorporated

11 Layout

11.1 Layout Guidelines

- Keep the loop current power-path as short as possible.
- Place R_{MODE} resistor close to MODE and GND pins of the device.
- For protection from IEC61000-4-5 surge transients (Signal Lines) on input, place the TVS close to IN pin of the device.
- If power supplies for $\pm V_S$ are far from the device, place 100-nF ceramic capacitors close to the device.
- Connect GND pin of the device to GND of $\pm V_S$ supplies through a copper place or a thick track.
- Route both terminals of R_{burden} differentially to ADC inputs (AINP, AINM).
- Keep EN and $\overline{SGOOD}$ signal lines away from loop current to avoide digital noise.

11.2 Layout Example




Figure 11-1. Layout Example

ADVANCE INFORMATION

12 Device and Documentation Support

12.1 Documentation Support

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

12.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.
All trademarks are the property of their respective owners.

12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

ADVANCE INFORMATION

Copyright © 2020 Texas Instruments Incorporated

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
PTPS26610DDFR	PREVIEW	SOT-23-THIN	DDF	8	3000	TBD	Call TI	Call TI	-40 to 125		
PTPS26611DDFR	PREVIEW	SOT-23-THIN	DDF	8	3000	TBD	Call TI	Call TI	-40 to 125		
PTPS26612DDFR	PREVIEW	SOT-23-THIN	DDF	8	3000	TBD	Call TI	Call TI	-40 to 125		
TPS26610DDFR	PREVIEW	SOT-23-THIN	DDF	8	3000	TBD	Call TI	Call TI	-40 to 125		
TPS26611DDFR	PREVIEW	SOT-23-THIN	DDF	8	3000	TBD	Call TI	Call TI	-40 to 125		
TPS26612DDFR	PREVIEW	SOT-23-THIN	DDF	8	3000	TBD	Call TI	Call TI	-40 to 125		

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI’s products are provided subject to TI’s Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2020, Texas Instruments Incorporated