KERSEMI ELECTRONIC CO.,LTD.

IRF1010NS
IRF1010NL

- Advanced Process Technology
- Ultra Low On-Resistance
- Dynamic dv/dt Rating
- 175°C Operating Temperature
- Fast Switching
- Fully Avalanche Rated

D 2 Pak
IRF1010NS

TO-262
IRF1010NL



Description

The D^{2}Pak is a surface mount power package capable of accommodating die sizes up to HEX-4. It provides the highest power capability and the lowest possible on-resistance in any existing surface mount package. The D^{2}Pak is suitable for high current applications because of its low internal connection resistance and can dissipate up to 2.0W in a typical surface mount application.
The through-hole version (IRF1010NL) is available for low-profile applications.



V_{DSS} = 55V

$R_{DS(on)}$ = 11mΩ

I_D = 85A⑦

Absolute Maximum Ratings

	Parameter	Max.	Units
I_D @ T_C = 25°C	Continuous Drain Current, V_{GS} @ 10V ⑧	85⑦	A
I_D @ T_C = 100°C	Continuous Drain Current, V_{GS} @ 10V ⑧	60	
I_{DM}	Pulsed Drain Current ①⑧	290	
P_D @T_C = 25°C	Power Dissipation	180	W
	Linear Derating Factor	1.2	W/°C
V_{GS}	Gate-to-Source Voltage	± 20	V
I_{AR}	Avalanche Current①	43	A
E_{AR}	Repetitive Avalanche Energy①	18	mJ
dv/dt	Peak Diode Recovery dv/dt ③⑧	3.6	V/ns
T_J T_{STG}	Operating Junction and Storage Temperature Range	-55 to + 175	°C
	Soldering Temperature, for 10 seconds	300 (1.6mm from case)	
	Mounting torque, 6-32 or M3 srew	10 lbf•in (1.1N•m)	

Thermal Resistance

	Parameter	Typ.	Max.	Units
$R_{\theta JC}$	Junction-to-Case	——	0.85	°C/W
$R_{\theta JA}$	Junction-to-Ambient (PCB Mounted,steady-state)**	——	40	

Electrical Characteristics @ T_J = 25°C (unless otherwise specified)

	Parameter	Min.	Typ.	Max.	Units	Conditions
$V_{(BR)DSS}$	Drain-to-Source Breakdown Voltage	55	—	—	V	V_{GS} = 0V, I_D = 250μA
$\Delta V_{(BR)DSS}/\Delta T_J$	Breakdown Voltage Temp. Coefficient	—	0.058	—	V/°C	Reference to 25°C, I_D = 1mA ⑧
$R_{DS(on)}$	Static Drain-to-Source On-Resistance	—	—	11	mΩ	V_{GS} = 10V, I_D = 43A ④
$V_{GS(th)}$	Gate Threshold Voltage	2.0	—	4.0	V	V_{DS} = V_{GS}, I_D = 250μA
g_{fs}	Forward Transconductance	32	—	—	S	V_{DS} = 25V, I_D = 43A④⑧
I_{DSS}	Drain-to-Source Leakage Current	—	—	25	μA	V_{DS} = 55V, V_{GS} = 0V
		—	—	250		V_{DS} = 44V, V_{GS} = 0V, T_J = 150°C
I_{GSS}	Gate-to-Source Forward Leakage	—	—	100	nA	V_{GS} = 20V
	Gate-to-Source Reverse Leakage	—	—	-100		V_{GS} = -20V
Q_g	Total Gate Charge	—	—	120	nC	I_D = 43A
Q_{gs}	Gate-to-Source Charge	—	—	19		V_{DS} = 44V
Q_{gd}	Gate-to-Drain ("Miller") Charge	—	—	41		V_{GS} = 10V, See Fig. 6 and 13 ④⑧
$t_{d(on)}$	Turn-On Delay Time	—	13	—	ns	V_{DD} = 28V
t_r	Rise Time	—	76	—		I_D = 43A
$t_{d(off)}$	Turn-Off Delay Time	—	39	—		R_G = 3.6Ω
t_f	Fall Time	—	48	—		V_{GS} = 10V, See Fig. 10 ④⑧
L_D	Internal Drain Inductance	—	4.5	—	nH	Between lead, 6mm (0.25in.) from package and center of die contact
L_S	Internal Source Inductance	—	7.5	—		
C_{iss}	Input Capacitance	—	3210	—	pF	V_{GS} = 0V
C_{oss}	Output Capacitance	—	690	—		V_{DS} = 25V
C_{rss}	Reverse Transfer Capacitance	—	140	—		f = 1.0MHz, See Fig. 5 ⑧
E_{AS}	Single Pulse Avalanche Energy②⑧	—	1030⑤	250⑥	mJ	I_{AS} = 4.3A, L = 270μH

Source-Drain Ratings and Characteristics

	Parameter	Min.	Typ.	Max.	Units	Conditions
I_S	Continuous Source Current (Body Diode)	—	—	85⑦	A	MOSFET symbol showing the integral reverse p-n junction diode.
I_{SM}	Pulsed Source Current (Body Diode)①	—	—	290		
V_{SD}	Diode Forward Voltage	—	—	1.3	V	T_J = 25°C, I_S = 43A, V_{GS} = 0V ④
t_{rr}	Reverse Recovery Time	—	69	100	ns	T_J = 25°C, I_F = 43A
Q_{rr}	Reverse Recovery Charge	—	220	230	nC	di/dt = 100A/μs ④⑧
t_{on}	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by L_S+L_D)				

Notes:

① Repetitive rating; pulse width limited by max. junction temperature. (See fig. 11)

② Starting T_J = 25°C, L = 270μH R_G = 25Ω, I_{AS} = 43A, V_{GS}=10V (See Figure 12)

③ I_{SD} ≤ 43A, di/dt ≤ 210A/μs, V_{DD} ≤ $V_{(BR)DSS}$, T_J ≤ 175°C

④ Pulse width ≤ 400μs; duty cycle ≤ 2%.

⑤ This is a typical value at device destruction and represents operation outside rated limits.

⑥ This is a calculated value limited to T_J = 175°C .

⑦ Calculated continuous current based on maximum allowable junction temperature. Package limitation current is 75A.

⑧ Uses IRF1010N data and test conditions.



Fig 1. Typical Output Characteristics



Fig 2. Typical Output Characteristics



Fig 3. Typical Transfer Characteristics



Fig 4. Normalized On-Resistance Vs. Temperature



Fig 5. Typical Capacitance Vs. Drain-to-Source Voltage



Fig 6. Typical Gate Charge Vs. Gate-to-Source Voltage



Fig 7. Typical Source-Drain Diode Forward Voltage



Fig 8. Maximum Safe Operating Area



Fig 9. Maximum Drain Current Vs. Case Temperature



Fig 10a. Switching Time Test Circuit



Fig 10b. Switching Time Waveforms



Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case



Fig 12a. Unclamped Inductive Test Circuit



Fig 12b. Unclamped Inductive Waveforms



Fig 12c. Maximum Avalanche Energy Vs. Drain Current



Fig 13a. Basic Gate Charge Waveform



Fig 13b. Gate Charge Test Circuit

Peak Diode Recovery dv/dt Test Circuit



* Reverse Polarity of D.U.T for P-Channel



*** V_{GS} = 5.0V for Logic Level and 3V Drive Devices

D^{2}Pak Package Outline



NOTES:

1 DIMENSIONS AFTER SOLDER DIP.
2 DIMENSIONING & TOLERANCING PER ANSI Y14.5M, 1982.
3 CONTROLLING DIMENSION : INCH.
4 HEATSINK & LEAD DIMENSIONS DO NOT INCLUDE BURRS.

LEAD ASSIGNMENTS

1 - GATE
2 - DRAIN
3 - SOURCE

Part Marking Information

D^{2}Pak



Package Outline

TO-262 Outline



LEAD ASSIGNMENTS

1 = GATE 3 = SOURCE

2 = DRAIN 4 = DRAIN



NOTES:

1. DIMENSIONING & TOLERANCING PER ANSI Y14.5M-1982
2. CONTROLLING DIMENSION: INCH.
3. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].
4. HEATSINK & LEAD DIMENSIONS DO NOT INCLUDE BURRS.

Part Marking Information

TO-262

EXAMPLE: THIS IS AN IRL3103L

LOT CODE 1789

ASSEMBLED ON WW 19, 1997

IN THE ASSEMBLY LINE "C"



Tape & Reel Information

D^2Pak







NOTES :
1. COMFORMS TO EIA-418.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION MEASURED @ HUB.
4. INCLUDES FLANGE DISTORTION @ OUTER EDGE.