

FEATURES

5 outputs identical to FIN.


- Low skew (< 250 ps between outputs).
- Input / Output frequency range 0 160 MHz
- 25mA drive capability at TTL levels.
- 70mA drive capability at CMOS levels.
- 3.3V operation.
- Available in 8-Pin 150mil SOIC.

PIN CONFIGURATION

DESCRIPTIONS

The PLL103-05 is a 1-to-5 Clock Distribution Buffer, reproducing the reference input frequency (FIN) at 5 different outputs. It is designed to minimize skew between outputs and provides TTL and CMOS compatible output levels.

BLOCK DIAGRAM





PIN DESCRIPTIONS

Name	Number	Type	Description		
FIN	1	I	Input Clock Frequency (FIN range 0 ~ 160MHz).		
CLK1	2	0	Buffered Clock Output.		
CLK2	3	0	Buffered Clock Output.		
CLK3	4	0	Buffered Clock Output.		
CLK4	5	0	Buffered Clock Output.		
GND	6	Р	Ground.		
VDD	7	Р	3.3V Power Supply.		
CLK5	8	0	Buffered Clock Output.		



ELECTRICAL SPECIFICATIONS

1. Absolute Maximum Ratings

PARAMETERS	SYMBOL	MIN.	MAX.	UNITS
Supply Voltage Range	Vcc	-0.5	7	V
Input Voltage Range	VI	-0.5	V _{CC} +0.5	V
Output Voltage Range	Vo	-0.5	V _{CC} +0.5	V
Soldering Temperature			260	°C
Storage Temperature	Ts	-65	150	°C
Ambient Operating Temperature		0	70	°C
ESD Voltage			2	kV

Exposure of the device under conditions beyond the limits specified by Maximum Ratings for extended periods may cause permanent damage to the device and affect product reliability. These conditions represent a stress rating only, and functional operations of the device at these or any other conditions above the operational limits noted in this specification is not implied.

2. Electrical Characteristics

 V_{DD} = 3.0~3.6V, unless otherwise stated


PARAMETERS	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNITS
Input Low Voltage	VIL				0.8	V
Input High Voltage	V _{IH}		2.0			V
Input Low Current	I _{IL}	V _{IN} = 0V		19	50.0	μΑ
Input High Current	I _{IH}	$V_{IN} = V_{DD}$		0.10	100.0	μΑ
Output Low Current	loL	V _{OL} = 1.5 V		50		mA
Output High Current	Іон	V _{OH} = 1.5 V		50		mA
Power Down Supply Current	I _{DD}	REF = 0MHz		0.3	50.0	μΑ
Supply Current	I _{DD}	Unloaded outputs at 75MHz, SEL inputs at V _{DD} or GND		30.0	40.0	mA

3. TIMING CHARACTERISTICS


PARAMETERS	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNITS
Rise Time	Tr	Measured at 0.8V ~ 2.0V @ 3.3V	0.8	0.95	1.1	ns
Fall Time	T _f	Measured at 2.0V ~ 0.8V @ 3.3V	0.78	0.85	0.9	ns
Propagation	T _{PROP}	V _T = 1.5 V	1	4	6	ns
Output Duty Cycle	D _T		45	50	55	%
Output-to-Output skew	T _{skew}	Rising edges at VDD/2			250	ps



PACKAGE INFORMATION



ORDERING INFORMATION



PhaseLink Corporation, reserves the right to make changes in its products or specifications, or both at any time without notice. The information furnished by Phaselink is believed to be accurate and reliable. However, PhaseLink makes no guarantee or warranty concerning the accuracy of said information and shall not be responsible for any loss or damage of whatever nature resulting from the use of, or reliance upon this product.

LIFE SUPPORT POLICY: PhaseLink s products are not authorized for use as critical components in life support devices or systems without the express written approval of the President of PhaseLink Corporation.