# NPC

#### OVERVIEW

The WF5027 series are miniature crystal oscillator module ICs. The oscillator circuit stage has voltage regulator drive, significantly reducing current consumption and crystal current, compared with existing devices, and significantly reducing the oscillator characteristics supply voltage dependency. There are 3 pad layout package options available for optimized mounting, making these devices ideal for miniature crystal oscillators.

#### FEATURES

- Wide range of operating supply voltage: 1.60 to 3.63V
- Regulated voltage drive oscillator circuit for reduced
- power consumption and crystal drive current
   Optimized low crystal drive current oscillation for miniature crystal units
- 3 pad layout options for mounting
  - 5027A×, M×, Q× series: for Flip Chip Bonding
  - 5027B×, N×, R× series: for Wire Bonding (type I)
  - 5027C×, P×, S× series: for Wire Bonding (type II)
- Recommended oscillation frequency range
- For fundamental oscillator
  Low frequency version: 20MHz to 60MHz
  - High frequency version: 60MHz to 100MHz
  - For 3rd overtone oscillator
  - Low frequency version: 40MHz to 110MHz
  - High frequency version<sup>\*1</sup>: 110MHz to 180MHz \*1: under development

- Multi-stage frequency divider for low-frequency output support: 0.9MHz (min)
- Frequency divider built-in (for fundamental oscillator)
  - Selectable by version:  $f_{\rm O},\,f_{\rm O}/2,\,f_{\rm O}/4,\,f_{\rm O}/8,\,f_{\rm O}/16,\,f_{\rm O}/32,\,f_{\rm O}/64$
- -40 to  $85^{\circ}$ C operating temperature range
- Standby function
  - High impedance in standby mode, oscillator stops
- CMOS output duty level (1/2VDD)
- $50 \pm 5\%$  output duty
- 15pF output drive capability
- Wafer form (WF5027××) Chip form (CF5027××)

## APPLICATIONS

•  $3.2 \times 2.5, 2.5 \times 2.0, 2.0 \times 1.6$  size miniature crystal oscillator modules

#### **ORDERING INFORMATION**

Device	Package
WF5027××-4	Wafer form
CF5027××-4	Chip form

#### SERIES CONFIGURATION

#### For Fundamental Oscillator

Operating	Output drive		Recommended oscillation	Version <sup>*2</sup>									
supply voltage range [V]	capability [mA]	PAD layout	frequency range <sup>*1</sup> [MHz]	f <sub>O</sub> output	f <sub>O</sub> /2 output	f <sub>O</sub> /4 output	f <sub>O</sub> /8 output	f <sub>O</sub> /16 output	f <sub>O</sub> /32 output	f <sub>O</sub> /64 output			
		Flip Chip	20 to 60	5027A1	5027A2	5027A3	5027A4	5027A5	5027A6	5027A7			
		Bonding	60 to 100	5027AP	5027AQ	5027AR	5027AS	5027AT	5027AV	5027AW			
1.60 to 3.63	. 4	± 4 Wire Bonding Type I Wire Bonding Type II	20 to 60	5027B1	5027B2	5027B3	5027B4	5027B5	5027B6	5027B7			
1.00 10 3.03	<u>±</u> 4		60 to 100	5027BP	5027BQ	5027BR	5027BS	5027BT	5027BV	5027BW			
			20 to 60	5027C1	5027C2	5027C3	5027C4	5027C5	5027C6	5027C7			
			60 to 100	5027CP	5027CQ	5027CR	5027CS	5027CT	5027CV	5027CW			

\*1. The recommended oscillation frequency is a yardstick value derived from the crystal used for NPC characteristics authentication. However, the oscillation frequency range is not guaranteed. Specifically, the characteristics can vary greatly due to crystal characteristics and mounting conditions, so the oscillation characteristics of components must be carefully evaluated.

\*2. Wafer form devices have designation WF5027 ×× and chip form devices have designation CF5027 ××.

#### For 3rd Overtone Oscillator

Operating	Output drive		Recom	mended osci	llation freque	ency range <sup>*1</sup>	[MHz] and ve	ersion <sup>*2</sup>			
supply voltage range [V]	capability [mA]	PAD layout	40 to 50	50 to 65	65 to 85	85 to 110	110 to 145	145 to 180			
		Flip Chip Bonding	5027MA	5027MB	5027MC	5027MD	(5027QE)	(5027QF)			
1.60 to 3.63	±8	±8	± 8	±8	Wire Bonding Type I	5027NA	5027NB	5027NC	5027ND	(5027RE)	(5027RF)
		Wire Bonding Type II	5027PA	5027PB	5027PC	5027PD	(5027SE)	(5027SF)			

\*1. The recommended oscillation frequency is a yardstick value derived from the crystal used for NPC characteristics authentication. However, the oscillation frequency range is not guaranteed. Specifically, the characteristics can vary greatly due to crystal characteristics and mounting conditions, so the oscillation characteristics of components must be carefully evaluated.

\*2. Wafer form devices have designation WF5027×× and chip form devices have designation CF5027××. Versions in parentheses () are under development.


#### **VERSION NAME**

Device	Package	Version name							
WF5027××-4	Wafer form	$\frac{WF5027}{4} = -4$							
CF5027××-4	Chip form	Form WF: Wafer form Oscillation frequency range, frequency divider function CF: Chip (Die) form Pad layout type A, M, Q: for Flip Chip Bonding B, N, R: for Wire Bonding (type I) C, P, S: for Wire Bonding (type II)							

#### PAD LAYOUT

(Unit:  $\mu m$ )

- 5027A×, M×, Q× (for Flip Chip Bonding)
- 5027B×, N×, R× (for Wire Bonding (type I))
- 5027C×, P×, S× (for Wire Bonding (type II))




#### PAD DIMENSIONS

#### PIN DESCRIPTION

	Pad dimen	sions [µm]		Pad No.				
Pad No.	. X Y 5027A× 5027M× 5027Q×		5027B× 5027N× 5027R×	5027C× 5027P× 5027S×	Pin	Name	Description	
1	229	114	1	2	1	XT	Amplifier input	Crystal connection pins. Crystal is connected
2	520	114	2	1	2	XTN	Amplifier output	between XT and XTN.
3	636	304	3	6	5	VDD	(+) supply voltage	-
4	636	531	4	5	4	Q	Output	Output frequency determined by internal circuit to one of $f_0$ , $f_0/2$ , $f_0/4$ , $f_0/8$ , $f_0/16$ , $f_0/32$ , $f_0/64$
5	114	531	5	4	3	VSS	(–) ground	-
6	114	304	6	3	6	INHN	Output state control input	High impedance when LOW (oscillator stops). Power-saving pull-up resistor built-in.

#### **BLOCK DIAGRAM**



#### **VERSION DISCRIMINATION INTERNAL COMPONENTS**

The WF5027 series device version is not determined solely by the mask pattern, but can also be determined by the trimming of internal trimming fuses.


• Version determined by laser trimming:

These chips are produced from a common device by the laser trimming of fuses corresponding to the ordered version, shown in table 1. These devices are shipped for electrical characteristics testing. Laser-trimmed versions are identified externally by the combination of the version name marking (1) and the locations of trimmed fuses (2).

• Version determined by mask pattern:

These chips are fabricated using the mask corresponding to the ordered version, and do not require trimming. Mask-fabricated versions are identified externally by the version name marking (1) only.

Since the WF5027 series devices are manufactured using 2 methods, there are 2 types of IC chip available (identified externally) for the same version name. The identification markings for all WF5027 series device versions is shown in table 2.



Version		Trimmi	ng fuse nu	ımber <sup>*1</sup>	
version	F1	F2	F3	F4	F5
5027×1	-	-	-	-	-
5027×2	×	-	-	-	-
5027×3	-	×	-	-	-
5027×4	×	×	-	-	-
5027×5	-	-	×	-	-
5027×6	×	-	×	-	-
5027×7	-	×	×	-	-
5027×P	-	-	-	×	×
5027×Q	×	-	-	×	×
5027×R	-	×	-	×	×
5027×S	×	×	-	×	×
5027×T	-	-	×	×	×
5027×V	×	-	×	×	×
5027×W	-	×	×	×	×

# Table 1. Version and trimming fuses (for fundamental oscillator)

■ 5027×1 trimming fuses (untrimmed)




■ 5027×2 trimming fuses (F1 link trimmed)

Fill	21	2	P	0	0		.0	
M	T	П				1		h
								y

■ 5027×3 trimming fuses (F2 link trimmed)

FIJ J J	Do	0	L.	
TAT				

■ 5027×4 trimming fuses (F1 and F2 links trimmed)



\*1. –: untrimmed,  $\times$ : trimmed, F6 to F9 not used

Table 2. Vers	ion and trimming fuses	(for 3rd overtone oscillator)
Version	Recommended oscillation	Trimming fuse number

Version	Recommended oscillation	Trimming fuse number <sup>*2</sup>									
version	frequency range <sup>*1</sup> [MHz]	F1	F2	F3	F4	F5	F6	F7	F8	F9	
5027×A	40 to 50	-	-	-	-	-	-	×	×	×	
5027×B	50 to 65	-	×	-	-	-	-	-	×	×	
5027×C	65 to 85	×	×	-	-	×	-	×	-	×	
5027×D	85 to 110	-	×	×	×	×	-	×	-	×	
5027×E	(110 to 145)										
5027×F	(145 to 180)	– TBD									

\*1. Values in parentheses ( ) are provisional only.

\*2. –: untrimmed,  $\times$ : trimmed

				Version	set by trir	nming fue	ses				Version set by	mask pattern
Version name	Version code on chip F1 F2 F3 F4 F5 F6 F7 F8 F9										Version code	Trimming fuses
	on chip	F1	F2	F3	F4	F5	F6	F7	F8	F9	on chip	F1 to F9
5027A1	AX	-	-	_	-	-				•	AX	
5027A2	AX	×	-	_	-	-					A2	
5027A3	AX	-	×	-	-	-					A3	
5027A4	AX	×	×	-	-	-					A4	
5027A5	AX	-	-	×	-	-					A5	
5027A6	AX	×	-	×	-	-					A6	
5027A7	AX	-	×	×	-	_					A7	
5027AP	AX	-	-	-	×	×					AP	
5027AQ	AX	×	-	-	×	×					AQ	
5027AR	AX	-	×	-	×	×					AR	
5027AS	AX	×	×	-	×	×					AS	
5027AT	AX	-	-	×	×	×					AT	
5027AV	AX	×	-	×	×	×					AV	
5027AW	AX	-	×	×	×	×					AW	
5027B1	BX	-	-	-	-	-					BX	
5027B2	BX	×	-	-	-	-					B2	
5027B3	BX	-	×	-	-	-					B3	
5027B4	BX	×	×	-	-	-					B4	
5027B5	BX	-	-	×	-	-					B5	
5027B6	BX	×	-	×	-	-					B6	
5027B7	BX	-	×	×	-	-		Untrir	mmed		B7	Untrimmed
5027BP	BX	-	-	-	×	×		onun	liniou		BP	ontrininou
5027BQ	BX	×	-	-	×	×					BQ	
5027BR	BX	-	×	-	×	×					BR	
5027BS	BX	×	×	_	×	×					BS	
5027BT	BX	-	-	×	×	×					BT	
5027BV	BX	×	-	×	×	×					BV	
5027BW	BX	-	×	×	×	×					BW	
5027C1	СХ	-	-	-	-	-					CX	
5027C2	CX	×	-	-	-	-					C2	
5027C3	CX	-	×	-	-	-					C3	
5027C4	CX	×	×	-	-	-					C4	
5027C5	CX	-	-	×	-	-					C5	
5027C6	CX	×	-	×	-	-					C6	
5027C7	CX	-	×	×	-	-					C7	
5027CP	CX	-	-	-	×	×					СР	
5027CQ	CX	×	-	-	×	×					CQ	
5027CR	CX	-	×	-	×	×					CR	
5027CS	CX	×	×	-	×	×					CS	
5027CT	CX	-	-	×	×	×					СТ	
5027CV	CX	×	-	×	×	×					CV	
5027CW	сх	-	×	×	×	×					CW	

#### Table 3. Version identification by version name and chip markings (for fundamental oscillator)

\*1. –: untrimmed,  $\times$ : trimmed

				Version	set by trin	nming fu	ses				Version set by	mask pattern
Version name	Version code				Trin	nming fus	ses <sup>*1</sup>				Version code	Trimming fuses
	on chip	F1	F2	F3	F4	F5	F6	F7	F8	F9	on chip	F1 to F9
5027MA	МХ	-	_	-	-	-	-	×	×	×	МА	
5027MB	МХ	-	×	-	-	-	-	-	×	×	МВ	
5027MC	МХ	×	×	_	-	×	-	×	-	×	МС	
5027MD	МХ	-	×	×	×	×	-	×	-	×	MD	
5027NA	NX	-	_	-	-	-	-	×	×	×	NA	
5027NB	NX	-	×	-	-	-	-	-	×	×	NB	Untrimmed
5027NC	NX	×	×	-	-	×	-	×	-	×	NC	Unummed
5027ND	NX	-	×	×	×	×	-	×	-	×	ND	
5027PA	PX	-	_	-	-	-	-	×	×	×	PA	
5027PB	PX	-	×	-	-	-	-	-	×	×	PB	
5027PC	PX	×	×	-	-	×	-	×	-	×	PC	
5027PD	PX	-	×	×	×	×	-	×	-	×	PD	
(5027QE)							•			•	•	
(5027QF)												
(5027RE)							TBD					
(5027RF)							עסו					
(5027SE)												
(5027SF)												

Table 4. Version identification b	v version name and ch	in markings (	for 3rd overtone oscillator)
	y version nume und or	np mannings (	

\*1. –: untrimmed,  $\times$ : trimmed

#### **SPECIFICATIONS**

#### **Absolute Maximum Ratings**

 $V_{SS} = 0V$ 

Parameter	Symbol	Condition	Rating	Unit
Supply voltage range	V <sub>DD</sub>	Between VDD and VSS	-0.5 to +4.0	V
Input voltage range	V <sub>IN</sub>	Input pins	–0.5 to V <sub>DD</sub> + 0.5	V
Output voltage range	V <sub>OUT</sub>	Output pins	–0.5 to V <sub>DD</sub> + 0.5	V
Storage temperature range	T <sub>STG</sub>	Wafer form	-65 to +150	°C
Output current	I <sub>OUT</sub>	Q pin	± 20	mA

#### **Recommended Operating Conditions**

#### For Fundamental Oscillator

 $V_{SS} = 0V$ 

Parameter	Symbol		Condition		Rating			
Falanielei	Symbol		Condition	min	typ	max	Unit	
Operating supply voltage	V <sub>DD</sub>	CL ≤ 15pF		1.60	-	3.63	V	
Input voltage	V <sub>IN</sub>	Input pins		V <sub>SS</sub>	-	V <sub>DD</sub>	V	
Operating temperature	T <sub>OPR</sub>			-40	-	+85	°C	
Oscillation frequency <sup>*1</sup>	f	5027×1 to 502	7×7	20	-	60	MHz	
Oscillation frequency	f <sub>O</sub>	5027×P to 5027×W		60	-	100	MHz	
	£	01 < 15pE	5027×1 to 5027×7	0.9	-	60	MHz	
Output frequency	fout	CL≤15pF	5027×P to 5027×W	0.9	-	100	MHz	

\*1. The oscillation frequency is a yardstick value derived from the crystal used for NPC characteristics authentication. However, the oscillation frequency range is not guaranteed. Specifically, the characteristics can vary greatly due to crystal characteristics and mounting conditions, so the oscillation characteristics of components must be carefully evaluated.

#### For 3rd Overtone Oscillator

 $V_{SS} = 0V$ 

Parameter	Symbol	Condition		Unit		
Falameter	Symbol	Condition	min	typ	max	Unit
Operating supply voltage	V <sub>DD</sub>	CL ≤ 15pF	1.60	-	3.63	V
Input voltage	V <sub>IN</sub>	Input pins	V <sub>SS</sub>	-	V <sub>DD</sub>	V
Operating temperature	T <sub>OPR</sub>		-40	-	+85	°C
Oscillation frequency <sup>*1</sup>		5027×A	40	-	50	MHz
	4	5027×B	50	-	65	MHz
	f <sub>O</sub>	5027×C	65	-	85	MHz
		5027×D	85	-	110	MHz

\*1. The oscillation frequency is a yardstick value derived from the crystal used for NPC characteristics authentication. However, the oscillation frequency range is not guaranteed. Specifically, the characteristics can vary greatly due to crystal characteristics and mounting conditions, so the oscillation characteristics of components must be carefully evaluated.

#### **Electrical Characteristics**

#### **DC Characteristics**

#### For Fundamental Oscillator: Low frequency version (5027×1 to 5027×7)

 $V_{DD} = 1.60$  to 3.63V,  $V_{SS} = 0V$ , Ta = -40 to +85°C unless otherwise noted.

<b>-</b> .		Condition			1114		
Parameter	Symbol			min	typ	max	Unit
HIGH-level output voltage	V <sub>OH</sub>	Q: Measurement cct 3, I <sub>OH</sub> = - 4mA		V <sub>DD</sub> – 0.4	-	-	V
LOW-level output voltage	V <sub>OL</sub>	Q: Measurement cct 3, I <sub>OL</sub> = 4mA		-	-	0.4	V
HIGH-level input voltage	V <sub>IH</sub>	INHN, Measurement cct 4		0.7V <sub>DD</sub>	-	-	V
LOW-level input voltage	VIL	INHN, Measurement cct 4		-	-	0.3V <sub>DD</sub>	V
		Q: Measurement cct 5,	$V_{OH} = V_{DD}$	-	-	10	μA
Output leakage current	ΙZ	INHN = LOW	V <sub>OL</sub> = V <sub>SS</sub>	- 10	-	-	μA
		5027×1 (f <sub>O</sub> ), Measurement cct 1,	V <sub>DD</sub> = 3.3V	-	1.6	2.4	mA
		no load, INHN = open, f <sub>O</sub> = 48MHz,	V <sub>DD</sub> = 2.5V	-	1.3	2.0	mA
		f <sub>OUT</sub> = 48MHz	V <sub>DD</sub> = 1.8V	-	1.0	1.5	mA
		$E(0,27) \neq 0$ (f. (2) Management and 1	V <sub>DD</sub> = 3.3V	-	1.5	2.3	mA
		5027×2 ( $f_O$ /2), Measurement cct 1, no load, INHN = open, $f_O$ = 48MHz,	V <sub>DD</sub> = 2.5V	-	1.2	1.8	mA
		f <sub>OUT</sub> = 24MHz	V <sub>DD</sub> = 1.8V	-	0.9	1.4	mA
		5027×3 ( $f_O$ /4), Measurement cct 1, no load, INHN = open, $f_O$ = 48MHz, $f_{OUT}$ = 12MHz	V <sub>DD</sub> = 3.3V	-	1.3	2.0	mA
			V <sub>DD</sub> = 2.5V	-	1.0	1.5	mA
			V <sub>DD</sub> = 1.8V	-	0.8	1.2	mA
Current consumption <sup>*1</sup> I <sub>DD</sub>		5027×4 (f <sub>O</sub> /8), Measurement cct 1, no load, INHN = open, f <sub>O</sub> = 48MHz, f <sub>OUT</sub> = 6MHz	V <sub>DD</sub> = 3.3V	_	1.1	1.7	mA
	I <sub>DD</sub>		V <sub>DD</sub> = 2.5V	_	0.9	1.4	mA
			V <sub>DD</sub> = 1.8V	-	0.75	1.15	mA
		5027×5 ( $f_O$ /16), Measurement cct 1, no load, INHN = open, $f_O$ = 48MHz,	V <sub>DD</sub> = 3.3V	_	1.05	1.6	mA
			V <sub>DD</sub> = 2.5V	_	0.85	1.3	mA
		f <sub>OUT</sub> = 3MHz	V <sub>DD</sub> = 1.8V	-	0.7	1.1	mA
		5007 0 (( /00) Maximum at at d	V <sub>DD</sub> = 3.3V	-	1.0	1.5	mA
		5027×6 ( $f_O$ /32), Measurement cct 1, no load, INHN = open, $f_O$ = 48MHz,	V <sub>DD</sub> = 2.5V	_	0.85	1.3	mA
		f <sub>OUT</sub> = 1.5MHz	V <sub>DD</sub> = 1.8V	-	0.7	1.1	mA
			V <sub>DD</sub> = 3.3V	_	1.0	1.5	mA
		5027×7 ( $f_O$ /64), Measurement cct 1, no load, INHN = open, $f_O$ = 60MHz,	V <sub>DD</sub> = 2.5V	_	0.85	1.3	mA
		f <sub>OUT</sub> = 0.94MHz	V <sub>DD</sub> = 1.8V	-	0.7	1.1	mA
Standby current	I <sub>ST</sub>	Measurement cct 1, INHN = LOW	Į	-	-	10	μA
	R <sub>UP1</sub>			0.4	1.5	8	MΩ
INHN pull-up resistance	R <sub>UP2</sub>	Measurement cct 6		30	70	150	kΩ
Oscillator feedback resistance	R <sub>f</sub>			50	100	200	kΩ
0 11 1	C <sub>G</sub>	Design value (a monitor pattern on a v	vafer is tested).	4.8	6	7.2	pF
Oscillator capacitance	C <sub>D</sub>	Excluding parasitic capacitance.		8	10	12	pF

\*1. The consumption current  $I_{DD}$  (C<sub>L</sub>) with a load capacitance (C<sub>L</sub>) connected to the Q pin is given by the following equation, where  $I_{DD}$  is the no-load consumption current and  $f_{OUT}$  is the output frequency.  $I_{DD}$  (C<sub>L</sub>) [mA] =  $I_{DD}$  [mA] + C<sub>L</sub> [pF] × V<sub>DD</sub> [V] ×  $f_{OUT}$  [MHz] × 10<sup>-3</sup>

#### For Fundamental Oscillator: High frequency version (5027×P to 5027×W)

 $V_{DD}$  = 1.60 to 3.63V,  $V_{SS}$  = 0V, Ta = -40 to +85°C unless otherwise noted.

Devenuetor	Cumhal	Condition			Unit		
Parameter	Symbol			min	typ	max	Unit
HIGH-level output voltage	V <sub>OH</sub>	Q: Measurement cct 3, I <sub>OH</sub> = - 4mA		V <sub>DD</sub> – 0.4	-	-	V
LOW-level output voltage	V <sub>OL</sub>	Q: Measurement cct 3, I <sub>OL</sub> = 4mA		-	-	0.4	V
HIGH-level input voltage	V <sub>IH</sub>	INHN, Measurement cct 4		0.7V <sub>DD</sub>	-	-	V
LOW-level input voltage	V <sub>IL</sub>	INHN, Measurement cct 4		-	_	0.3V <sub>DD</sub>	V
		Q: Measurement cct 5,	$V_{OH} = V_{DD}$	-	-	10	μA
Output leakage current	Ι <sub>Ζ</sub>	INHN = LOW	$V_{OL} = V_{SS}$	- 10	-	-	μA
		5027×P (f <sub>O</sub> ), Measurement cct 1,	V <sub>DD</sub> = 3.3V	-	2.5	3.8	mA
		no load, INHN = open, f <sub>O</sub> = 80MHz,	V <sub>DD</sub> = 2.5V	-	2.0	3.0	mA
		f <sub>OUT</sub> = 80MHz	V <sub>DD</sub> = 1.8V	-	1.6	2.4	mA
		5027×Q (f <sub>O</sub> /2), Measurement cct 1,	V <sub>DD</sub> = 3.3V	-	2.4	3.6	mA
		no load, INHN = open, f <sub>O</sub> = 80MHz,	V <sub>DD</sub> = 2.5V	-	1.9	2.9	mA
		f <sub>OUT</sub> = 40MHz	V <sub>DD</sub> = 1.8V	-	1.5	2.3	mA
		5027×R ( $f_0$ /4), Measurement cct 1, no load, INHN = open, $f_0$ = 80MHz, $f_{OUT}$ = 20MHz	V <sub>DD</sub> = 3.3V	-	1.8	2.7	mA
			V <sub>DD</sub> = 2.5V	-	1.5	2.3	mA
			V <sub>DD</sub> = 1.8V	-	1.2	1.6	mA
Current consumption*1	I <sub>DD</sub>	$I_{DD} = \begin{cases} 5027 \times S (f_0/8), \text{ Measurement cct 1,} \\ \text{no load, INHN = open, } f_0 = 80\text{MHz,} \\ f_{OUT} = 10\text{MHz} \end{cases}$ $5027 \times T (f_0/16), \text{ Measurement cct 1,} \\ \text{no load, INHN = open, } f_0 = 80\text{MHz,} \\ f_{OUT} = 5\text{MHz} \end{cases}$	V <sub>DD</sub> = 3.3V	-	1.7	2.6	mA
			V <sub>DD</sub> = 2.5V	-	1.4	2.1	mA
			V <sub>DD</sub> = 1.8V	-	1.1	1.7	mA
			V <sub>DD</sub> = 3.3V	-	1.6	2.4	mA
			V <sub>DD</sub> = 2.5V	-	1.3	2.0	mA
			V <sub>DD</sub> = 1.8V	-	1.0	1.5	mA
		$E(0.27) \langle V_{\rm c}(f_{\rm c}/20) \rangle$ Magazurament est 1	V <sub>DD</sub> = 3.3V	-	1.5	2.3	mA
		5027×V ( $f_O$ /32), Measurement cct 1, no load, INHN = open, $f_O$ = 80MHz,	V <sub>DD</sub> = 2.5V	-	1.2	1.8	mA
		f <sub>OUT</sub> = 2.5MHz	V <sub>DD</sub> = 1.8V	-	1.0	1.5	mA
		E027 /W /f /64) Macouromont act 1	V <sub>DD</sub> = 3.3V	-	1.5	2.3	mA
		5027×W ( $f_O$ /64), Measurement cct 1, no load, INHN = open, $f_O$ = 80MHz,	V <sub>DD</sub> = 2.5V	-	1.2	1.8	mA
		f <sub>OUT</sub> = 1.25MHz	V <sub>DD</sub> = 1.8V	-	1.0	1.5	mA
Standby current	I <sub>ST</sub>	Measurement cct 1, INHN = LOW	1	-	-	10	μA
	R <sub>UP1</sub>			0.4	1.5	8	MΩ
INHN pull-up resistance	R <sub>UP2</sub>	- Measurement cct 6		30	70	150	kΩ
Oscillator feedback resistance	R <sub>f</sub>			50	100	200	kΩ
	C <sub>G</sub>	Design value (a monitor pattern on a w	afer is tested).	1.6	2	2.4	pF
Oscillator capacitance	CD	Excluding parasitic capacitance.	/	3.2	4	4.8	pF

\*1. The consumption current  $I_{DD}$  (C<sub>L</sub>) with a load capacitance (C<sub>L</sub>) connected to the Q pin is given by the following equation, where  $I_{DD}$  is the no-load consumption current and  $f_{OUT}$  is the output frequency.  $I_{DD}$  (C<sub>L</sub>) [mA] =  $I_{DD}$  [mA] + C<sub>L</sub> [pF] × V<sub>DD</sub> [V] ×  $f_{OUT}$  [MHz] × 10<sup>-3</sup>

#### For 3rd Overtone Oscillator (5027×A to 5027×D)

 $V_{DD} = 1.60$  to 3.63V,  $V_{SS} = 0V$ , Ta = -40 to +85°C unless otherwise noted.

<b>.</b> .		Condition			Rating		Unit
Parameter	Symbol			min	typ	max	Unit
	N	Q: Measurement cct 3, $I_{OH} = -8mA$ , $V_{DD} = 2.25$ to 3.63V		V <sub>DD</sub> – 0.4	-	-	V
HIGH-level output voltage	V <sub>OH</sub>	Q: Measurement cct 3, $I_{OH} = -4mA$ , $V_{DD} = 1.60$ to 2.25V		V <sub>DD</sub> – 0.4	-	-	V
	N	Q: Measurement cct 3, $I_{OL} = 8mA$ , $V_{DD} = 2.25$ to 3.63V		-	-	0.4	V
LOW-level output voltage	V <sub>OL</sub>	Q: Measurement cct 3, $I_{OL}$ = 4mA, V <sub>DD</sub> = 1.60 to 2.25V		-	-	0.4	V
HIGH-level input voltage	V <sub>IH</sub>	INHN, Measurement cct 4		0.7V <sub>DD</sub>	-	-	V
LOW-level input voltage	V <sub>IL</sub>	INHN, Measurement cct 4		-	-	0.3V <sub>DD</sub>	V
Output lealing as aurrent		Q: Measurement cct 5,	$V_{OH} = V_{DD}$	-	_	10	μA
Output leakage current	ΙZ	INHN = LOW	$V_{OL} = V_{SS}$	- 10	_	-	μA
			V <sub>DD</sub> = 3.3V	-	3.6	5.4	mA
		5027×A, Measurement cct 1, no load, INHN = open, f <sub>O</sub> = 48MHz	V <sub>DD</sub> = 2.5V	-	3.0	4.5	mA
		10 10au, 111 111 - 0pc1, 10 - 4011112	V <sub>DD</sub> = 1.8V	-	2.6	3.9	mA
		5027×B, Measurement cct 1, no load, INHN = open, $f_0 = 54MHz$	V <sub>DD</sub> = 3.3V	-	3.8	5.7	mA
			V <sub>DD</sub> = 2.5V	-	3.2	4.8	mA
<b>-</b> *1	I <sub>DD</sub>		V <sub>DD</sub> = 1.8V	-	2.8	4.2	mA
Current consumption <sup>*1</sup>		5027×C, Measurement cct 1, no load, INHN = open, f <sub>O</sub> = 85MHz	V <sub>DD</sub> = 3.3V	_	4.8	7.2	mA
			V <sub>DD</sub> = 2.5V	-	4.0	6.0	mA
			V <sub>DD</sub> = 1.8V	-	3.4	5.1	mA
			V <sub>DD</sub> = 3.3V	-	5.3	8.0	mA
		5027×D, Measurement cct 1, no load, INHN = open, $f_0 = 100MHz$	V <sub>DD</sub> = 2.5V	-	4.4	6.6	mA
			V <sub>DD</sub> = 1.8V	-	3.6	5.4	mA
Standby current	I <sub>ST</sub>	Measurement cct 1, INHN = LOW		-	_	10	μA
	R <sub>UP1</sub>			0.4	1.5	8	MΩ
INHN pull-up resistance	R <sub>UP2</sub>	Measurement cct 6		30	70	150	kΩ
		5027×A		2.6	3.8	5.0	kΩ
Oscillator feedback		5027×B		2.2	3.2	4.2	kΩ
resistance	R <sub>f</sub>	5027×C		1.9	2.8	3.7	kΩ
		5027×D		1.9	2.8	3.7	kΩ
			5027×A	9.6	12	14.4	pF
		Design value (a monitor pattern on a	5027×B	6.4	8	9.6	pF
	C <sub>G</sub>	wafer is tested), Excluding parasitic capacitance.	5027×C	4.8	6	7.2	pF
			5027×D	1.6	2	2.4	pF
Oscillator capacitance			5027×A	9.6	12	14.4	pF
		Design value (a monitor pattern on a	5027×B	9.6	12	14.4	pF
	CD	wafer is tested), Excluding parasitic capacitance.	5027×C	6.4	8	9.6	pF
			5027×D	4.8	6	7.2	pF

\*1. The consumption current  $I_{DD}$  (C<sub>L</sub>) with a load capacitance (C<sub>L</sub>) connected to the Q pin is given by the following equation, where  $I_{DD}$  is the no-load consumption current and  $f_{OUT}$  is the output frequency.  $I_{DD}$  (C<sub>L</sub>) [mA] =  $I_{DD}$  [mA] + C<sub>L</sub> [pF] × V<sub>DD</sub> [V] ×  $f_{OUT}$  [MHz] × 10<sup>-3</sup>

#### **AC Characteristics**

#### For Fundamental Oscillator (5027×1 to 5027×7, 5027×P to 5027×W)


Parameter	Symbol	Condition		Rating	ating		
Farameter	Symbol	Condition		min	typ	max	Unit
Output rise time	t <sub>r1</sub>	Measurement cct 1, C <sub>L</sub> = 15pF,	V <sub>DD</sub> = 2.25 to 3.36V	-	2.0	4.5	ns
	t <sub>r2</sub>	0.1V <sub>DD</sub> to 0.9V <sub>DD</sub>	V <sub>DD</sub> = 1.60 to 2.25V	-	3.0	5.0	ns
Output fall time	t <sub>f1</sub>	Measurement cct 1, $C_L = 15 pF_r$ ,	V <sub>DD</sub> = 2.25 to 3.36V	-	2.0	4.5	ns
Output fall time	t <sub>f2</sub>	0.9V <sub>DD</sub> to 0.1V <sub>DD</sub>	V <sub>DD</sub> = 1.60 to 2.25V	-	3.0	5.0	ns
Output duty cycle	Duty	Measurement cct 1, Ta = 25°C, C <sub>L</sub> = 15pF		45	50	55	%
Output disable delay time	t <sub>OD</sub>	Measurement cct 2, Ta = 25°C, $C_L \leq 1$	15pF	-	-	50	μs

#### For 3rd Overtone Oscillator (5027×A to 5027×D)


$V_{DD} = 1.60$ to 3.63V, $V_{SS} =$	0V, Ta = $-40$ to $+85^{\circ}$ C unless otherwise noted.

Parameter	Symbol	Condition			Rating		Unit
Farameter	Symbol	Condition		min	typ	max	Unit
Output rise time	t <sub>r1</sub>	Measurement cct 1, C <sub>L</sub> = 15pF,	V <sub>DD</sub> = 2.25 to 3.36V	-	1.2	3.0	ns
	t <sub>r2</sub>	0.1V <sub>DD</sub> to 0.9V <sub>DD</sub>	V <sub>DD</sub> = 1.60 to 2.25V	-	1.6	4.0	ns
Output fall time	t <sub>f1</sub>	Measurement cct 1, C <sub>L</sub> = 15pF,	V <sub>DD</sub> = 2.25 to 3.36V	-	1.2	3.0	ns
	t <sub>f2</sub>	0.9V <sub>DD</sub> to 0.1V <sub>DD</sub>	V <sub>DD</sub> = 1.60 to 2.25V	-	1.6	4.0	ns
Output duty cycle	Duty	Measurement cct 1, Ta = 25°C, C <sub>L</sub> = 15pF		45	50	55	%
Output disable delay time	t <sub>OD</sub>	Measurement cct 2, Ta = 25°C, $C_L \le 1$	5pF	-	-	50	μs

#### **Timing chart**



#### Figure 1. Output switching waveform



When INHN goes HIGH to LOW, the Q output goes HIGH once and then becomes high impedance.

When INHN goes LOW to HIGH, the Q output goes from high impedance to normal output operation when the oscillation starts (oscillation is detected). \*) The high-impedance interval in the figure is shown as a LOW level due to the 1kΩ pull-down resistor connected to the Q pin (see "Measurement circuit 2" in the "Measurement Circuits" section).

Figure 2. Output disable and oscillation start timing chart

#### FUNCTIONAL DESCRIPTION

#### **Standby Function**

When INHN goes LOW, the Q output becomes high impedance.

INHN	Q	Oscillator
HIGH (or open)	Frequency output	Normal operation
LOW	High impedance	Stopped

#### **Power-saving Pull-up Resistor**

The INHN pin pull-up resistance  $R_{UP1}$  or  $R_{UP2}$  changes in response to the input level (HIGH or LOW). When INHN is tied LOW level, the pull-up resistance is large ( $R_{UP1}$ ), reducing the current consumed by the resistance. When INHN is left open circuit, the pull-up resistance is small ( $R_{UP2}$ ), which increases the input susceptibility to external noise. However, the pull-up resistance ties the INHN pin HIGH level to prevent external noise from unexpectedly stopping the output.


#### **Oscillation Detector Function**

The WF5027 series also feature an oscillation detector circuit. This circuit functions to disable the outputs until the oscillator circuit starts and oscillation becomes stable. This alleviates the danger of abnormal oscillator output at oscillator start-up when power is applied or when INHN is switched.

#### **MEASUREMENT CIRCUITS**


#### Measurement cct 1

Measurement parameter:  $I_{DD}$ ,  $I_{ST}$ , Duty,  $t_r$ ,  $t_f$ 



Note: The AC characteristics are observed using an oscilloscope on  $\operatorname{pin}\mathsf{Q}.$ 

#### Measurement cct 2




Measurement parameter: t<sub>OD</sub>

# $\label{eq:constraint} \begin{array}{ll} \text{XTN} \text{ input signal: } 1\text{Vp-p, sine wave} \\ \text{C1: } 0.001 \mu \text{F} & \text{C}_L \text{: } 15 \text{pF} \\ \text{R1: } 50 \Omega & \text{R}_L \text{: } 1k \Omega \end{array}$

#### Measurement cct 3

Measurement parameter: V<sub>OH</sub>, V<sub>OL</sub>




 $\begin{array}{ll} V_S \text{ adjusted such that } \Delta V = & V_S \text{ adjusted suc} \\ 50 \times I_{OH}. & 50 \times I_{OL}. \end{array}$ 

XTN input signal: 1Vp-p, sine wave

#### Measurement cct 4


Measurement parameter: VIH, VIL



 $V_{IH}$ : Voltage in  $V_{SS}$  to  $V_{DD}$  transition that changes the output state.  $V_{IL}$ : Voltage in  $V_{DD}$  to  $V_{SS}$  transition that changes the output state. INHN has an oscillation stop function.


#### Measurement cct 5

Measurement parameter: IZ



Measurement cct 6

Measurement parameter:  $R_{UP1}$ ,  $R_{UP2}$ 



## **TYPICAL PERFORMANCE (for fundamental oscillator)**


The following characteristics measured using the crystal below. Note that the characteristics will vary with the crystal used.

Crystal used for measurement

Crystal parameters


Parameter	f <sub>O</sub> = 48MHz	f <sub>O</sub> = 80MHz
C0 [pF]	1.6	2.1
R1 [Ω]	12	10


#### **Current Consumption**



5027A1,  $f_{OUT} = 48MHz$ , Ta = 25°C









5027AP,  $f_{OUT} = 80MHz$ , Ta = 25°C


100


#### **Negative Resistance**





Characteristics are measured with a capacitance C0, representing the crystal equivalent circuit C0 capacitance, connected between the XT and XTN pins. Measurements are performed with Agilent 4396B using the NPC test jig. Characteristics may vary with measurement jig and measurement conditions.













#### **Phase Noise**


Measurement equipment: Agilent E5052 Signal Source Analyzer






#### **Output Waveform**

Measurement equipment: Agilent 54855A Oscilloscope



5027A1,  $V_{DD}$  = 3.3V,  $f_{OUT}$  = 48MHz,  $C_L$  = 15pF, Ta = 25°C



5027AP,  $V_{DD}$  = 3.3V,  $f_{OUT}$  = 80MHz,  $C_L$  = 15pF, Ta = 25°C


#### **TYPICAL PERFORMANCE (for 3rd overtone oscillator)**

The following characteristics measured using the crystal below. Note that the characteristics will vary with the crystal used.


• Crystal used for measurement

Crystal parameters

Parameter	f <sub>O</sub> = 85MHz	f <sub>O</sub> = 100MHz
C0 [pF]	0.9	1.2
R1 [Ω]	56	45





#### **Current Consumption**




5027×D,  $f_{OUT} = 85MHz$ , Ta = 25°C









Characteristics are measured with a capacitance C0, representing the crystal equivalent circuit C0 capacitance, connected between the XT and XTN pins. Measurements are performed with Agilent 4396B using the NPC test jig. Characteristics may vary with measurement jig and measurement conditions.




5027AP,  $f_{OUT} = 100MHz$ , Ta = 25°C











5027×D,  $f_{OUT}$  = 100MHz, 3.3V standard, Ta = 25°C


#### **Drive Level**






# Phase Noise

Measurement equipment: Agilent E5052 Signal Source Analyzer







5027×D,  $V_{DD}$  = 3.3V,  $f_{OSC}$  =  $f_{OUT}$  = 100MHz, Ta = 25°C

#### **Output Waveform**

Measurement equipment: Agilent 54855A Oscilloscope



5027×D,  $V_{DD}$  = 3.3V,  $f_{OUT}$  = 85MHz,  $C_L$  = 15pF, Ta = 25°C



5027×D,  $V_{DD}$  = 3.3V,  $f_{OUT}$  = 100MHz,  $C_L$  = 15pF, Ta = 25°C

Please pay your attention to the following points at time of using the products shown in this document.

NPC

The products shown in this document (hereinafter "Products") are not intended to be used for the apparatus that exerts harmful influence on human lives due to the defects, failure or malfunction of the Products. Customers are requested to obtain prior written agreement for such use from SEIKO NPC CORPORATION (hereinafter "NPC"). Customers shall be solely responsible for, and indemnify and hold NPC free and harmless from, any and all claims, damages, losses, expenses or lawsuits, due to such use without such agreement. NPC reserves the right to change the specifications of the Products in order to improve the characteristic or reliability thereof. NPC makes no claim or warranty that the contents described in this document dose not infringe any intellectual property right or other similar right owned by third parties. Therefore, NPC shall not be responsible for such problems, even if the use is in accordance with the descriptions provided in this document. Any descriptions including applications, circuits, and the parameters of the Products in this document are for reference to use the Products, and shall not be guaranteed free from defect, inapplicability to the design for the mass-production products without further testing or modification. Customers are requested not to export or re-export, directly or indirectly, the Products to any country or any entity not in compliance with or in violation of the national export administration laws, treaties, orders and regulations. Customers are requested appropriately take steps to obtain required permissions or approvals from appropriate government agencies.

#### SEIKO NPC CORPORATION

15-6, Nihombashi-kabutocho, Chuo-ku, Tokyo 103-0026, Japan Telephone: +81-3-6667-6601 Facsimile: +81-3-6667-6611 http://www.npc.co.jp/ Email: sales@npc.co.jp

NC0505CE 2007.03