

### FEATURES

**Recovers Signal from +100 dB Noise**  
**2 MHz Channel Bandwidth**  
**45 V/ $\mu$ s Slew Rate**  
**-120 dB Crosstalk @ 1 kHz**  
**Pin Programmable Closed Loop Gains of  $\pm 1$  and  $\pm 2$**   
**0.05% Closed Loop Gain Accuracy and Match**  
**100  $\mu$ V Channel Offset Voltage (AD630BD)**  
**350 kHz Full Power Bandwidth**  
**Chips Available**

### PRODUCT DESCRIPTION

The AD630 is a high precision balanced modulator which combines a flexible commutating architecture with the accuracy and temperature stability afforded by laser wafer trimmed thin-film resistors. Its signal processing applications include balanced modulation and demodulation, synchronous detection, phase detection, quadrature detection, phase sensitive detection, lock-in amplification and square wave multiplication. A network of on-board applications resistors provides precision closed loop gains of  $\pm 1$  and  $\pm 2$  with 0.05% accuracy (AD630B). These resistors may also be used to accurately configure multiplexer gains of +1, +2, +3 or +4. Alternatively, external feedback may be employed allowing the designer to implement his own high gain or complex switched feedback topologies.

The AD630 may be thought of as a precision op amp with two independent differential input stages and a precision comparator which is used to select the active front end. The rapid response time of this comparator coupled with the high slew rate and fast settling of the linear amplifiers minimize switching distortion. In addition, the AD630 has extremely low crosstalk between channels of -100 dB @ 10 kHz.


The AD630 is intended for use in precision signal processing and instrumentation applications requiring wide dynamic range. When used as a synchronous demodulator in a lock-in amplifier configuration, it can recover a small signal from 100 dB of interfering noise (see lock-in amplifier application). Although optimized for operation up to 1 kHz, the circuit is useful at frequencies up to several hundred kilohertz.

Other features of the AD630 include pin programmable frequency compensation, optional input bias current compensation resistors, common-mode and differential-offset voltage adjustment, and a channel status output which indicates which of the two differential inputs is active. This device is now available to Standard Military Drawing (DESC) numbers 5962-8980701RA and 5962-89807012A.

### REV. C

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

### FUNCTIONAL BLOCK DIAGRAM



### PRODUCT HIGHLIGHTS

1. The configuration of the AD630 makes it ideal for signal processing applications such as: balanced modulation and demodulation, lock-in amplification, phase detection, and square wave multiplication.
2. The application flexibility of the AD630 makes it the best choice for many applications requiring precisely fixed gain, switched gain, multiplexing, integrating-switching functions, and high-speed precision amplification.
3. The 100 dB dynamic range of the AD630 exceeds that of any hybrid or IC balanced modulator/demodulator and is comparable to that of costly signal processing instruments.
4. The op-amp format of the AD630 ensures easy implementation of high gain or complex switched feedback functions. The application resistors facilitate the implementation of most common applications with no additional parts.
5. The AD630 can be used as a two channel multiplexer with gains of +1, +2, +3 or +4. The channel separation of 100 dB @ 10 kHz approaches the limit which is achievable with an empty IC package.
6. The AD630 has pin-strappable frequency compensation (no external capacitor required) for stable operation at unity gain without sacrificing dynamic performance at higher gains.
7. Laser trimming of comparator and amplifying channel offsets eliminates the need for external nulling in most cases.

# AD630—SPECIFICATIONS (@ +25°C and $\pm V_S = \pm 15$ V unless otherwise noted)

| Model                                                                                        | AD630J/A                                             |     |                          | AD630K/B                                             |     |                          | AD630S                                               |     |                          | Unit   |
|----------------------------------------------------------------------------------------------|------------------------------------------------------|-----|--------------------------|------------------------------------------------------|-----|--------------------------|------------------------------------------------------|-----|--------------------------|--------|
|                                                                                              | Min                                                  | Typ | Max                      | Min                                                  | Typ | Max                      | Min                                                  | Typ | Max                      |        |
| GAIN                                                                                         |                                                      |     |                          |                                                      |     |                          |                                                      |     |                          |        |
| Open Loop Gain                                                                               | 90                                                   | 110 |                          | 100                                                  | 120 |                          | 90                                                   | 110 |                          | dB     |
| ±1, ±2 Closed Loop Gain Error                                                                |                                                      | 0.1 |                          |                                                      |     | 0.05                     |                                                      | 0.1 |                          | %      |
| Closed Loop Gain Match                                                                       |                                                      | 0.1 |                          |                                                      |     | 0.05                     |                                                      | 0.1 |                          | %      |
| Closed Loop Gain Drift                                                                       |                                                      | 2   |                          |                                                      | 2   |                          |                                                      | 2   |                          | ppm/°C |
| CHANNEL INPUTS                                                                               |                                                      |     |                          |                                                      |     |                          |                                                      |     |                          |        |
| V <sub>IN</sub> Operational Limit <sup>1</sup>                                               | (−V <sub>S</sub> + 4 V) to (+V <sub>S</sub> − 1 V)   |     |                          | (−V <sub>S</sub> + 4 V) to (+V <sub>S</sub> − 1 V)   |     |                          | (−V <sub>S</sub> + 4 V) to (+V <sub>S</sub> − 1 V)   |     |                          | Volts  |
| Input Offset Voltage                                                                         |                                                      | 500 |                          |                                                      | 100 |                          |                                                      | 500 |                          | μV     |
| Input Offset Voltage<br>T <sub>MIN</sub> to T <sub>MAX</sub>                                 |                                                      |     | 800                      |                                                      |     | 160                      |                                                      |     | 1000                     | μV     |
| Input Bias Current                                                                           |                                                      | 100 | 300                      |                                                      | 100 | 300                      |                                                      | 100 | 300                      | nA     |
| Input Offset Current                                                                         |                                                      | 10  | 50                       |                                                      | 10  | 50                       |                                                      | 10  | 50                       | nA     |
| Channel Separation @ 10 kHz                                                                  |                                                      | 100 |                          |                                                      | 100 |                          |                                                      | 100 |                          | dB     |
| COMPARATOR                                                                                   |                                                      |     |                          |                                                      |     |                          |                                                      |     |                          |        |
| V <sub>IN</sub> Operational Limit <sup>1</sup>                                               | (−V <sub>S</sub> + 3 V) to (+V <sub>S</sub> − 1.5 V) |     |                          | (−V <sub>S</sub> + 3 V) to (+V <sub>S</sub> − 1.5 V) |     |                          | (−V <sub>S</sub> + 3 V) to (+V <sub>S</sub> − 1.3 V) |     |                          | Volts  |
| Switching Window                                                                             |                                                      |     | ±1.5                     |                                                      |     | ±1.5                     |                                                      |     | ±1.5                     | mV     |
| Switching Window<br>T <sub>MIN</sub> to T <sub>MAX</sub> <sup>2</sup>                        |                                                      |     | ±2.0                     |                                                      |     | ±2.0                     |                                                      |     | ±2.5                     | mV     |
| Input Bias Current                                                                           |                                                      | 100 | 300                      |                                                      | 100 | 300                      |                                                      | 100 | 300                      | nA     |
| Response Time (−5 mV to +5 mV Step)                                                          |                                                      | 200 |                          |                                                      | 200 |                          |                                                      | 200 |                          | ns     |
| Channel Status<br>I <sub>SINK</sub> @ V <sub>OL</sub> = −V <sub>S</sub> + 0.4 V <sup>3</sup> | 1.6                                                  |     |                          | 1.6                                                  |     |                          | 1.6                                                  |     |                          | mA     |
| Pull-Up Voltage                                                                              |                                                      |     | (−V <sub>S</sub> + 33 V) |                                                      |     | (−V <sub>S</sub> + 33 V) |                                                      |     | (−V <sub>S</sub> + 33 V) | Volts  |
| DYNAMIC PERFORMANCE                                                                          |                                                      |     |                          |                                                      |     |                          |                                                      |     |                          |        |
| Unity Gain Bandwidth                                                                         |                                                      | 2   |                          |                                                      | 2   |                          |                                                      | 2   |                          | MHz    |
| Slew Rate <sup>4</sup>                                                                       |                                                      | 45  |                          |                                                      | 45  |                          |                                                      | 45  |                          | V/μs   |
| Settling Time to 0.1% (20 V Step)                                                            |                                                      | 3   |                          |                                                      | 3   |                          |                                                      | 3   |                          | μs     |
| OPERATING CHARACTERISTICS                                                                    |                                                      |     |                          |                                                      |     |                          |                                                      |     |                          |        |
| Common-Mode Rejection                                                                        | 85                                                   | 105 |                          | 90                                                   | 110 |                          | 90                                                   | 110 |                          | dB     |
| Power Supply Rejection                                                                       | 90                                                   | 110 |                          | 90                                                   | 110 |                          | 90                                                   | 110 |                          | dB     |
| Supply Voltage Range                                                                         | ±5                                                   |     | ±16.5                    | ±5                                                   |     | ±16.5                    | ±5                                                   |     | ±16.5                    | Volts  |
| Supply Current                                                                               |                                                      | 4   | 5                        |                                                      | 4   | 5                        |                                                      | 4   | 5                        | mA     |
| OUTPUT VOLTAGE, @ R <sub>L</sub> = 2 kΩ                                                      |                                                      |     |                          |                                                      |     |                          |                                                      |     |                          |        |
| T <sub>MIN</sub> to T <sub>MAX</sub> <sup>2</sup>                                            | ±10                                                  |     |                          | ±10                                                  |     |                          | ±10                                                  |     |                          | Volts  |
| Output Short Circuit Current                                                                 |                                                      | 25  |                          |                                                      | 25  |                          |                                                      | 25  |                          | mA     |
| TEMPERATURE RANGES                                                                           |                                                      |     |                          |                                                      |     |                          |                                                      |     |                          |        |
| Rated Performance—N Package                                                                  | 0                                                    |     | +70                      | 0                                                    |     | +70                      |                                                      | N/A |                          | °C     |
| D Package                                                                                    | −25                                                  |     | +85                      | −25                                                  |     | +85                      |                                                      | −55 | +125                     | °C     |

## NOTES

<sup>1</sup>If one terminal of each differential channel or comparator input is kept within these limits the other terminal may be taken to the positive supply.

<sup>2</sup>These parameters are guaranteed but not tested for J and K grades. For A, B and S grades they are tested.

<sup>3</sup> $I_{SINK} @ V_{OL} = (-V_S + 1)$  volt is typically 4 mA.

<sup>4</sup>Pin 12 Open. Slew rate with Pins 12 and 13 shorted is typically 35 V/ $\mu\text{s}$ .

Specifications subject to change without notice.

Specifications shown in **boldface** are tested on all production units at final electrical test. Results from those tests are used to calculate outgoing quality levels. All min and max specifications are guaranteed, although only those shown in **boldface** are tested on all production units.

## ABSOLUTE MAXIMUM RATINGS

Supply Voltage . . . . .  $\pm 18 \text{ V}$   
Internal Power Dissipation . . . . . 600 mW  
Output Short Circuit to Ground . . . . . Indefinite  
Storage Temperature, Ceramic Package . . . . -65°C to +150°C  
Storage Temperature, Plastic Package . . . . . -55°C to +125°C  
Lead Temperature Range (Soldering, 10 sec) . . . . . +300°C  
Max Junction Temperature . . . . . +150°C

## THERMAL CHARACTERISTICS


|                                  | $\theta_{JC}$ | $\theta_{JA}$ |
|----------------------------------|---------------|---------------|
| 20-Pin Plastic DIP (N)           | 24°C/W        | 61°C/W        |
| 20-Pin Ceramic DIP (D)           | 35°C/W        | 120°C/W       |
| 20-Pin Leadless Chip Carrier (E) | 35°C/W        | 120°C/W       |

## ORDERING GUIDE

| Model          | Temperature Ranges | Package Descriptions | Package Options |
|----------------|--------------------|----------------------|-----------------|
| AD630JN        | 0°C to +70°C       | Plastic DIP          | N-20            |
| AD630KN        | 0°C to +70°C       | Plastic DIP          | N-20            |
| AD630AD        | -25°C to +85°C     | Side Brazed DIP      | D-20            |
| AD630BD        | -25°C to +85°C     | Side Brazed DIP      | D-20            |
| AD630SD        | -55°C to +125°C    | Side Brazed DIP      | D-20            |
| AD630SD/883B   | -55°C to +125°C    | Side Brazed DIP      | D-20            |
| 5962-8980701RA | -55°C to +125°C    | Side Brazed DIP      | D-20            |
| AD630SE/883B   | -55°C to +125°C    | LCC                  | E-20A           |
| 5962-89807012A | -55°C to +125°C    | LCC                  | E-20A           |
| AD630JCHIPS    | 0°C to +70°C       | Chip                 |                 |
| AD630SCHIPS    | -55°C to +125°C    | Chip                 |                 |

## CHIP METALIZATION AND PINOUT

Dimensions shown in inches and (mm).  
Contact factory for latest dimensions




## CHIP AVAILABILITY


The AD630 is available in laser trimmed, passivated chip form. The figure shows the AD630 metalization pattern, bonding pads and dimensions. AD630 chips are available; consult factory for details.

## PIN CONFIGURATIONS

### 20-Lead DIP (D-20 and N-20)



### 20-Contact LCC (E-20A)



## Typical Performance Characteristics




Figure 1. Output Voltage vs. Frequency




Figure 2. Output Voltage vs. Resistive Load




Figure 3. Output Voltage Swing vs. Supply Voltage




Figure 4. Common-Mode Rejection vs. Frequency




Figure 5.  $\frac{dV_O}{dt}$  vs. Input Voltage




Figure 6. Gain and Phase vs. Frequency

# AD630—Typical Performance Characteristics





Figure 7. Channel-to-Channel Switch-Settling Characteristic





Figure 8. Small Signal Noninverting Step Response





Figure 9. Large Signal Inverting Step Response

## TWO WAYS TO LOOK AT THE AD630

The functional block diagram of the AD630 (see page 1) also shows the pin connections of the internal functions. An alternative architectural diagram is shown in Figure 10. In this diagram, the individual A and B channel preamps, the switch, and the integrator output amplifier are combined in a single op amp. This amplifier has two differential input channels, only one of which is active at a time.




Figure 10. Architectural Block Diagram

## HOW THE AD630 WORKS

The basic mode of operation of the AD630 may be more easily recognized as two fixed gain stages which may be inserted into the signal path under the control of a sensitive voltage comparator. When the circuit is switched between inverting and noninverting gain, it provides the basic modulation/demodulation function. The AD630 is unique in that it includes Laser-Wafer-Trimmed thin-film feedback resistors on the monolithic chip. The configuration shown in Figure 11 yields a gain of  $\pm 2$  and can be easily changed to  $\pm 1$  by shifting  $R_B$  from its ground connection to the output.

The comparator selects one of the two input stages to complete an operational feedback connection around the AD630. The deselected input is off and has negligible effect on the operation.




Figure 11. AD630 Symmetric Gain ( $\pm 2$ )

When channel B is selected, the resistors  $R_A$  and  $R_F$  are connected for inverting feedback as shown in the inverting gain configuration diagram in Figure 12. The amplifier has sufficient loop gain to minimize the loading effect of  $R_B$  at the virtual ground produced by the feedback connection. When the sign of the comparator input is reversed, input B will be deselected and A will be selected. The new equivalent circuit will be the noninverting gain configuration shown below. In this case  $R_A$  will appear across the op-amp input terminals, but since the amplifier drives this difference voltage to zero the closed loop gain is unaffected.

The two closed loop gain magnitudes will be equal when  $R_F/R_A = 1 + R_F/R_B$ , which will result from making  $R_A$  equal to  $R_F R_B / (R_F + R_B)$  the parallel equivalent resistance of  $R_F$  and  $R_B$ .

The 5k and the two 10k resistors on the AD630 chip can be used to make a gain of two as shown here. By paralleling the 10k resistors to make  $R_F$  equal 5k and omitting  $R_B$  the circuit can be programmed for a gain of  $\pm 1$  (as shown in Figure 18a). These and other configurations using the on chip resistors present the inverting inputs with a 2.5k source impedance. The more complete AD630 diagrams show 2.5k resistors available at the noninverting inputs which can be conveniently used to minimize errors resulting from input bias currents.




Figure 12. Inverting Gain Configuration




Figure 13. Noninverting Gain Configuration

### CIRCUIT DESCRIPTION

The simplified schematic of the AD630 is shown in Figure 14. It has been subdivided into three major sections, the comparator, the two input stages and the output integrator. The comparator consists of a front end made up of Q52 and Q53, a flip-flop load formed by Q3 and Q4, and two current steering switching cells Q28, Q29 and Q30, Q31. This structure is designed so that a differential input voltage greater than 1.5 mV in magnitude applied to the comparator inputs will completely select one of the switching cells. The sign of this input voltage determine which of the two switching cells is selected.




Figure 14. AD630 Simplified Schematic

The collectors of each switching cell connect to an input transconductance stage. The selected cell conveys bias currents  $i_{22}$  and  $i_{23}$  to the input stage it controls, causing it to become active. The deselected cell blocks the bias to its input stage which, as a consequence, remains off.

The structure of the transconductance stages is such that they present a high impedance at their input terminals and draw no bias current when deselected. The deselected input does not interfere with the operation of the selected input insuring maximum channel separation.

Another feature of the input structure is that it enhances the slew rate of the circuit. The current output of the active stage follows a quasi-hyperbolic-sine relationship to the differential input voltage. This means that the greater the input voltage, the harder this stage will drive the output integrator, and hence, the

faster the output signal will move. This feature helps insure rapid, symmetric settling when switching between inverting and noninverting closed loop configurations.

The output section of the AD630 includes a current mirror-load (Q24 and Q25), an integrator-voltage gain stage (Q32), and complementary output buffer (Q44 and Q74). The outputs of both transconductance stages are connected in parallel to the current mirror. Since the deselected input stage produces no output current and presents a high impedance at its outputs, there is no conflict. The current mirror translates the differential output current from the active input transconductance amplifier into single ended form for the output integrator. The complementary output driver then buffers the integrator output produce a low impedance output.

### OTHER GAIN CONFIGURATIONS

Many applications require switched gains other than the  $\pm 1$  and  $\pm 2$  which the self-contained applications resistors provide. The AD630 can be readily programmed with three external resistors over a wide range of positive and negative gain by selecting and  $R_B$  and  $R_F$  to give the noninverting gain  $1 + R_F/R_B$  and subsequent  $R_A$  to give the desired inverting gain. Note that when the inverting magnitude equals the noninverting magnitude, the value of  $R_A$  is found to be  $R_B R_F / (R_B + R_F)$ . That is,  $R_A$  should equal the parallel combination of  $R_B$  and  $R_F$  to match positive and negative gain.

The feedback synthesis of the AD630 may also include reactive impedance. The gain magnitudes will match at all frequencies if the A impedance is made to equal the parallel combination of the B and F impedances. Essentially the same considerations apply to the AD630 as to conventional op-amp feedback circuits. Virtually any function which can be realized with simple noninverting "L network" feedback can be used with the AD630. A common arrangement is shown in Figure 15. The low frequency gain of this circuit is 10. The response will have a pole ( $-3$  dB) at a frequency  $f \approx 1/(2\pi \cdot 100 \text{ k}\Omega \cdot C)$  and a zero ( $3$  dB from the high frequency asymptote) at about 10 times this frequency. The  $2\text{k}\Omega$  resistor in series with each capacitor mitigates the loading effect on circuitry driving this circuit, eliminates stability problems, and has a minor effect on the pole-zero locations.

As a result of the reactive feedback, the high frequency components of the switched input signal will be transmitted at unity gain




Figure 15. AD630 with External Feedback

while the low frequency components will be amplified. This arrangement is useful in demodulators and lock-in amplifiers. It increases the circuit dynamic range when the modulation or interference is substantially larger than the desired signal amplitude. The output signal will contain the desired signal multiplied by the low frequency gain (which may be several hundred for large feedback ratios) with the switching signal and interference superimposed at unity gain.

# AD630

## SWITCHED INPUT IMPEDANCE

The noninverting mode of operation is a high input impedance configuration while the inverting mode is a low input impedance configuration. This means that the input impedance of the circuit undergoes an abrupt change as the gain is switched under control of the comparator. If gain is switched when the input signal is not zero, as it is in many practical cases, a transient will be delivered to the circuitry driving the AD630. In most applications, this will require the AD630 circuit to be driven by a low impedance source which remains "stiff" at high frequencies. Generally this will be a wideband buffer amplifier.

## FREQUENCY COMPENSATION

The AD630 combines the convenience of internal frequency compensation with the flexibility of external compensation by means of an optional self-contained compensation capacitor.

In gain of  $\pm 2$  applications the noise gain which must be addressed for stability purposes is actually 4. In this circumstance, the phase margin of the loop will be on the order of  $60^\circ$  without the optional compensation. This condition provides the maximum bandwidth and slew-rate for closed-loop gains of  $|2|$  and above.

When the AD630 is used as a multiplexer, or in other configurations where one or both inputs are connected for unity gain feedback, the phase margin will be reduced to less than  $20^\circ$ . This may be acceptable in applications where fast slewing is a first priority, but the transient response will not be optimum. For these applications, the self-contained compensation capacitor may be added by connecting Pin 12 to Pin 13. This connection reduces the closed loop bandwidth somewhat, and improves the phase margin.

For intermediate conditions, such as gain of  $\pm 1$  where loop attenuation is 2, use of the compensation should be determined by whether bandwidth or settling response must be optimized. The optional compensation should also be used when the AD630 is driving capacitive loads or whenever conservative frequency compensation is desired.

## OFFSET VOLTAGE NULLING

The offset voltages of both input stages and the comparator have been pretrimmed so that external trimming will only be required in the most demanding applications. The offset adjustment of the two input channels is accomplished by means of a differential and common-mode scheme. This facilitates fine adjustment of system errors in switched gain applications. With system input tied to 0 V, and a switching or carrier waveform applied to the comparator, a low level square wave will appear at the output. The differential offset adjustment pot can be used to null the amplitude of this square wave (Pins 3 and 4). The common-mode offset adjustment can be used to zero the residual dc output voltage (Pins 5 and 6). These functions should be implemented using 10k trim pots with wipers connected directly to Pin 8 as shown in Figures 18a and 18b.

## CHANNEL STATUS OUTPUT

The channel status output, Pin 7, is an open collector output referenced to  $-V_S$  which can be used to indicate which of the two input channels is active. The output will be active (pulled low) when Channel A is selected. This output can also be used to supply positive feedback around the comparator. This produces hysteresis which serves to increase noise immunity. Figure 16 shows an example of how hysteresis may be implemented. Note that the feedback signal is applied to the inverting ( $-$ ) terminal of the comparator to achieve positive feedback. This is

because the open collector channel status output inverts the output sense of the internal comparator.




Figure 16. Comparator Hysteresis

The channel status output may be interfaced with TTL inputs as shown in Figure 17. This circuit provides appropriate level shifting from the open-collector AD630 channel status output to TTL inputs.




Figure 17. Channel Status—TTL Interface

## APPLICATIONS: BALANCED MODULATOR

Perhaps the most commonly used configuration of the AD630 is the balanced modulator. The application resistors provide precise symmetric gains of  $\pm 1$  and  $\pm 2$ . The  $\pm 1$  arrangement is shown in Figure 18a and the  $\pm 2$  arrangement is shown in Figure 18b. These cases differ only in the connection of the 10k feedback resistor (Pin 14) and the compensation capacitor (Pin 12). Note the use of the 2.5 kΩ bias current compensation resistors in these examples. These resistors perform the identical function in the  $\pm 1$  gain case. Figure 19 demonstrates the performance of the AD630 when used to modulate a 100 kHz square wave carrier with a 10 kHz sinusoid. The result is the double side-band suppressed carrier waveform.

These balanced modulator topologies accept two inputs, a signal (or modulation) input applied to the amplifying channels, and a reference (or carrier) input applied to the comparator.




Figure 18a. AD630 Configured as a Gain-of-One Balanced Modulator




Figure 18b. AD630 Configured as a Gain-of-Two Balanced Modulator




Figure 19. Gain-of-Two Balanced Modulator Sample Waveforms

### BALANCED DEMODULATOR

The balanced modulator topology described above will also act as a balanced demodulator if a double sideband suppressed carrier waveform is applied to the signal input and the carrier signal is applied to the reference input. The output under these circumstances will be the baseband modulation signal. Higher order carrier components will also be present which can be removed with a low-pass filter. Other names for this function are synchronous demodulation and phase-sensitive detection.

### PRECISION PHASE COMPARATOR

The balanced modulator topologies of Figures 18a and 18b can also be used as precision phase comparators. In this case, an ac waveform of a particular frequency is applied to the signal input and a waveform of the same frequency is applied to the reference input. The dc level of the output (obtained by low-pass filtering) will be proportional to the signal amplitude and phase difference between the input signals. If the signal amplitude is held constant, then the output can be used as a direct indication of the phase. When these input signals are 90° out of phase, they are said to be in quadrature and the AD630 dc output will be zero.

### PRECISION RECTIFIER-ABSOLUTE VALUE

If the input signal is used as its own reference in the balanced modulator topologies, the AD630 will act as a precision rectifier. The high frequency performance will be superior to that which can be achieved with diode feedback and op amps. There are no diode drops which the op amp must "leap over" with the commutating amplifier.

### LVDT SIGNAL CONDITIONER

Many transducers function by modulating an ac carrier. A Linear Variable Differential Transformer (LVDT) is a transducer of this type. The amplitude of the output signal corresponds to core displacement. Figure 20 shows an accurate synchronous demodulation system which can be used to produce a dc voltage which corresponds to the LVDT core position. The inherent precision and temperature stability of the AD630 reduce demodulator drift to a second order effect.




Figure 20. LVDT Signal Conditioner

### AC BRIDGE

Bridge circuits which use dc excitation are often plagued by errors caused by thermocouple effects, 1/f noise, dc drifts in the electronics, and line noise pick-up. One way to get around these problems is to excite the bridge with an ac waveform, amplify the bridge output with an ac amplifier, and synchronously demodulate the resulting signal. The ac phase and amplitude information from the bridge is recovered as a dc signal at the output of the synchronous demodulator. The low frequency system noise, dc drifts, and demodulator noise all get mixed to the carrier frequency and can be removed by means of a low-pass filter. Dynamic response of the bridge must be traded off against the amount of attenuation required to adequately suppress these residual carrier components in the selection of the filter.

Figure 21 is an example of an ac bridge system with the AD630 used as a synchronous demodulator. The oscilloscope photograph shows the results of a 0.05% bridge imbalance caused by the 1 Meg resistor in parallel with one leg of the bridge. The top trace represents the bridge excitation, the upper-middle trace is the amplified bridge output, the lower-middle trace is the output of the synchronous demodulator and the bottom trace is the filtered dc system output.

This system can easily resolve a 0.5 ppm change in bridge impedance. Such a change will produce a 3.2 mV change in the low-pass filtered dc output, well above the RTO drifts and noise.




Figure 21. AC Bridge System




Figure 22. AC Bridge Waveforms

## LOCK-IN AMPLIFIER APPLICATIONS

Lock-in amplification is a technique which is used to separate a small, narrow band signal from interfering noise. The lock-in amplifiers acts as a detector and narrow band filter combined. Very small signals can be detected in the presence of large amounts of uncorrelated noise when the frequency and phase of the desired signal are known.

The lock-in amplifier is basically a synchronous demodulator followed by a low-pass filter. An important measure of performance in a lock-in amplifier is the dynamic range of its demodulator. The schematic diagram of a demonstration circuit which exhibits the dynamic range of an AD630 as it might be used in a lock-in amplifier is shown in Figure 23. Figure 24 is an oscilloscope photo showing the recovery of a signal modulated at 400 Hz from a noise signal approximately 100,000 times larger; a dynamic range of 100 dB.




Figure 23. Lock-In Amplifier




Figure 24. Lock-In Amplifier Waveforms

The test signal is produced by modulating a 400 Hz carrier with a 0.1 Hz sine wave. The signals produced, for example, by chopped radiation (IR, optical, etc.) detectors may have similar low frequency components. A sinusoidal modulation is used for clarity of illustration. This signal is produced by a circuit similar


to Figure 18b and is shown in the upper trace of Figure 24. It is attenuated 100,000 times normalized to the output, B, of the summing amplifier. A noise signal which might represent, for example, background and detector noise in the chopped radiation case, is added to the modulated signal by the summing amplifier. This signal is simply band limited clipped white noise. Figure 24 shows the sum of attenuated signal plus noise in the center trace. This combined signal is demodulated synchronously using phase information derived from the modulator, and the result is low-pass filtered using a 2-pole simple filter which also provides a gain of 100 to the output. This recovered signal is the lower trace of Figure 24.

The combined modulated signal and interfering noise used for this illustration is similar to the signals often requiring a lock-in amplifier for detection. The precision input performance of the AD630 provides more than 100 dB of signal range and its dynamic response permits it to be used with carrier frequencies more than two orders of magnitude higher than in this example. A more sophisticated low-pass output filter will aid in rejecting wider bandwidth interference.


## OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

### 20-Lead Ceramic DIP (D-20)



### 20-Lead Plastic DIP (N-20)



### LCC (E-20A)

