International
IOR Rectifier

Data Sheet No. PD60139J

IR2105

HALF BRIDGE DRIVER


Features

- Floating channel designed for bootstrap operation
  Fully operational to +600V
  Tolerant to negative transient voltage
  dV/dt immune
- Gate drive supply range from 10 to 20V
- Undervoltage lockout
- 5V Schmitt-triggered input logic
- Cross-conduction prevention logic
- Internally set deadtime
- High side output in phase with input
- Match propagation delay for both channels


Product Summary

V_{OFFSET}	600V max.
I_O+/-	130 mA / 270 mA
V_{OUT}	10 - 20V
$t_{on/off}$ (typ.)	680 & 150 ns
Deadtime (typ.)	520 ns

Packages



8 Lead PDIP




8 Lead SOIC

Description

The IR2105 is a high voltage, high speed power MOSFET and IGBT driver with dependent high and low side referenced output channels. Proprietary HVIC and latch immune CMOS technologies enable ruggedized monolithic construction. The logic input is compatible with standard CMOS or LSTTL outputs. The output drivers feature a high pulse current buffer stage designed for minimum driver cross-conduction. The floating channel can be used to drive an N-channel power MOSFET or IGBT in the high side configuration which operates from 10 to 600 volts.

Typical Connection



Absolute Maximum Ratings

Absolute maximum ratings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are absolute voltages referenced to COM. The thermal resistance and power dissipation ratings are measured under board mounted and still air conditions.

Symbol	Definition		Min.	Max.	Units
V_B	High side floating absolute voltage		-0.3	625	V
V_S	High side floating supply offset voltage		V_B - 25	V_B + 0.3	
V_{HO}	High side floating output voltage		V_S - 0.3	V_B + 0.3	
V_{CC}	Low side and logic fixed supply voltage		-0.3	25	
V_{LO}	Low side output voltage		-0.3	V_{CC} + 0.3	
V_{IN}	Logic input voltage		-0.3	V_{CC} + 0.3	
dV_S/dt	Allowable offset supply voltage transient		—	50	V/ns
P_D	Package power dissipation @ $T_A \leq +25°C$	(8 Lead DIP)	—	1.0	W
		(8 Lead SOIC)	—	0.625	
Rth_{JA}	Thermal resistance, junction to ambient	(8 Lead DIP)	—	125	°C/W
		(8 Lead SOIC)	—	200	
T_J	Junction temperature		—	150	°C
T_S	Storage temperature		-55	150	
T_L	Lead temperature (soldering, 10 seconds)		—	300	

Recommended Operating Conditions

The input/output logic timing diagram is shown in figure 1. For proper operation the device should be used within the recommended conditions. The V_S offset rating is tested with all supplies biased at 15V differential.

Symbol	Definition	Min.	Max.	Units
V_B	High side floating supply absolute voltage	V_S + 10	V_S + 20	V
V_S	High side floating supply offset voltage	Note 1	600	
V_{HO}	High side floating output voltage	V_S	V_B	
V_{CC}	Low side and logic fixed supply voltage	10	20	
V_{LO}	Low side output voltage	0	V_{CC}	
V_{IN}	Logic input voltage	0	V_{CC}	
T_A	Ambient temperature	-40	125	°C

Note 1: Logic operational for V_S of -5 to +600V. Logic state held for V_S of -5V to $-V_{BS}$.

Dynamic Electrical Characteristics

V_{BIAS} (V_{CC}, V_{BS}) = 15V, C_L = 1000 pF and T_A = 25°C unless otherwise specified.


Symbol	Definition	Min.	Typ.	Max.	Units	Test Conditions
t_{on}	Turn-on propagation delay	—	680	820	ns	V_S = 0V
t_{off}	Turn-off propagation delay	—	150	220		V_S = 600V
t_r	Turn-on rise time	—	100	170		
t_f	Turn-off fall time	—	50	90		
DT	Deadtime, LS turn-off to HS turn-on & HS turn-on to LS turn-off	400	520	650		
MT	Delay matching, HS & LS turn-on/off	—	—	60		

Static Electrical Characteristics

V_{BIAS} (V_{CC}, V_{BS}) = 15V and T_A = 25°C unless otherwise specified. The V_{IN}, V_{TH} and I_{IN} parameters are referenced to COM. The V_O and I_O parameters are referenced to COM and are applicable to the respective output leads: HO or LO.

Symbol	Definition	Min.	Typ.	Max.	Units	Test Conditions
V_{IH}	Logic “1” (HO) & Logic “0” (LO) Input Voltage	3	—	—	V	V_{CC} = 10V to 20V
V_{IL}	Logic “0” (HO) & Logic “1” (LO) Input Voltage	—	—	0.8		V_{CC} = 10V to 20V
V_{OH}	High Level Output Voltage, V_{BIAS} - V_O	—	—	100	mV	I_O = 0A
V_{OL}	Low Level Output Voltage, V_O	—	—	100		I_O = 0A
I_{LK}	Offset Supply Leakage Current	—	—	50	µA	V_B = V_S = 600V
I_{QBS}	Quiescent V_{BS} Supply Current	—	30	55		V_{IN} = 0V or 5V
I_{QCC}	Quiescent V_{CC} Supply Current	—	150	270		V_{IN} = 0V or 5V
I_{IN+}	Logic “1” Input Bias Current	—	3	10		V_{IN} = 5V
I_{IN-}	Logic “0” Input Bias Current	—	—	1		V_{IN} = 0V
V_{CCUV+}	V_{CC} Supply Undervoltage Positive Going Threshold	8	8.9	9.8	V	
V_{CCUV-}	V_{CC} Supply Undervoltage Negative Going Threshold	7.4	8.2	9		
I_{O+}	Output High Short Circuit Pulsed Current	130	210	—	mA	V_O = 0V PW ≤ 10 µs
I_{O-}	Output Low Short Circuit Pulsed Current	270	360	—		V_O = 15V PW ≤ 10 µs


Functional Block Diagram



Lead Definitions


Lead Symbol	Description
IN	Logic input for high and low side gate driver outputs (HO and LO), in phase with HO
V_B	High side floating supply
HO	High side gate drive output
V_S	High side floating supply return
V_{CC}	Low side and logic fixed supply
LO	Low side gate drive output
COM	Low side return

Lead Assignments




8 Lead PDIP

IR2105




8 Lead SOIC

IR2105S




NOTES:

1. DIMENSIONING & TOLERANCING PER ANSI Y14.5M-1982.
2. CONTROLLING DIMENSION: INCH.
3. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].
4. OUTLINE CONFORMS TO JEDEC OUTLINE MS-001AB.
5. MEASURED WITH THE LEADS CONSTRAINED TO BE PERPENDICULAR TO DATUM PLANE C.
6. DIMENSION DOES NOT INCLUDE MOLD PROTUSIONS. MOLD PROTUSIONS SHALL NOT EXCEED 0.25 [.010].



8 Lead PDIP

01-3003 01



DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	.0532	.0688	1.35	1.75
A1	.0040	.0098	0.10	0.25
B	.014	.018	0.36	0.46
C	.0075	.0098	0.19	0.25
D	.189	.196	4.80	4.98
E	.150	.157	3.81	3.99
e	.050 BASIC		1.27 BASIC	
e1	.025 BASIC		0.635 BASIC	
H	.2284	.2440	5.80	6.20
K	.011	.019	0.28	0.48
L	.016	.050	0.41	1.27
y	0°	8°	0°	8°

NOTES:

1. DIMENSIONING & TOLERANCING PER ANSI Y14.5M-1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].
4. OUTLINE CONFORMS TO JEDEC OUTLINE MS-012AA.
5. DIMENSION DOES NOT INCLUDE MOLD PROTRUSIONS. MOLD PROTRUSIONS NOT TO EXCEED 0.25 [.006].
6. DIMENSION IS THE LENGTH OF LEAD FOR SOLDERING TO A SUBSTRATE.

8 Lead SOIC

01-0021 08




Figure 1. Input/Output Timing Diagram




Figure 2. Switching Time Waveform Definitions




Figure 3. Deadtime Waveform Definitions




Figure 4. Delay Matching Waveform Definitions




Figure 6A. Turn-On Time vs Temperature




Figure 6B. Turn-On Time vs Voltage




Figure 7A. Turn-Off Time vs Temperature




Figure 7B. Turn-Off Time vs Voltage




Figure 9A. Turn-On Rise Time vs Temperature




Figure 9B. Turn-On Rise Time vs Voltage




Figure 10A. Turn Off Fall Time vs Temperature




Figure 10B. Turn Off Fall Time vs Voltage




Figure 11A. Deadtime vs Temperature




Figure 11B. Deadtime vs Voltage




Figure12A. Logic "1" (HO) & Logic "0" (LO) Input Voltage vs Temperature




Figure 12B. Logic "1" (HO) & Logic "0" (LO) Input Voltage vs Voltage




Figure 13A. Logic "0"(HO) & Logic "1"(LO) Input Voltage vs Temperature




Figure 13B. Logic "0"(HO) & Logic "1"(LO) Input Voltage vs Voltage




Figure 14A. High Level Output vs Temperature




Figure 14B. High Level Output vs Voltage




Figure 15A. Low Level Output vs Temperature




Figure 15B. Low Level Output vs Voltage




Figure 16A. Offset Supply Current vs Temperature




Figure 16B. Offset Supply Current vs Voltage




Figure 17A. V_{BS} Supply Current vs Temperature




Figure 17B. V_{BS} Supply Current vs Voltage




Figure 18A. Vcc Supply Current vs Temperature




Figure 18B. Vcc Supply Current vs Voltage




Figure 19A. Logic "1" Input Current vs Temperature




Figure 19B. Logic "1" Input Current vs Voltage




Figure 20A. Logic "0" Input Current vs Temperature




Figure 20B. Logic "0" Input Current vs Voltage




Figure 21A. Vcc Undervoltage Threshold(+) vs Temperature




Figure 21B. Vcc UndervoltageThreshold (-) vs Temperature




Figure 22A. Output Source Current vs Temperature




Figure 22B. Output Source Current vs Voltage




Figure 23A. Output Sink Current vs Temperature




Figure 23B. Output Sink Current vs Voltage

WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245 Tel: (310) 322 3331
IR GREAT BRITAIN: Hurst Green, Oxted, Surrey RH8 9BB, UK Tel: ++ 44 1883 732020
IR JAPAN: K&H Bldg., 2F, 30-4 Nishi-Ikebukuro 3-Chome, Toshima-Ku, Tokyo, Japan 171-0021 Tel: 8133 983 0086
IR HONG KONG: Unit 308, #F, New East Ocean Centre, No. 9 Science Museum Road, Tsimshatsui East, Kowloon, Hong Kong Tel: (852) 2803-7380

Data and specifications subject to change without notice. 11/29/99