



## SY56020R

Low Voltage 1.2V/1.8V/2.5V CML 1:4  
Fanout Buffer 6.4Gbps with Equalization

### General Description


The SY56020R is a fully-differential, low-voltage 1.2V/1.8V/2.5V CML 1:4 Fanout Buffer with input equalization. The SY56020R can process clock signals as fast as 4.5GHz or data patterns up to 6.4Gbps.

The differential input includes Micrel's unique, 3-pin input termination architecture that interfaces to CML differential signals, without any level-shifting or termination resistor networks in the signal path. The differential input can also accept AC-coupled LVPECL and LVDS signals. Input voltages as small as 200mV (400mV<sub>pp</sub>) are applied before the 9", 18" or 27" FR4 transmission line. For AC-coupled input interface applications, an internal voltage reference is provided to bias the V<sub>T</sub> pin. The outputs are CML, with extremely fast rise/fall times guaranteed to be less than 90ps.

The SY56020R operates from a 2.5V  $\pm 5\%$  core supply and a 1.2V, 1.8V or 2.5V  $\pm 5\%$  output supply and is guaranteed over the full industrial temperature range ( $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ ). The SY56020R is part of Micrel's high-speed, Precision Edge<sup>®</sup> product line.

Datasheets and support documentation can be found on Micrel's web site at: [www.micrel.com](http://www.micrel.com).

### Functional Block Diagram



Precision Edge<sup>®</sup>

### Features

- 1.2V/1.8V/2.5V CML 1:4 Fanout Buffer
- Equalizes 9, 18, 27 inches of FR4
- Guaranteed AC performance over temperature and voltage:
  - DC-to > 6.4Gbps Data throughput
  - DC-to > 4.5GHz Clock throughput
  - <280 ps propagation delay (IN-to-Q)
  - <15ps within-device skew
  - <90ps rise/fall times
- Ultra-low jitter design
  - <1ps<sub>RMS</sub> random jitter
- High-speed CML outputs
- 2.5V  $\pm 5\%$  V<sub>CC</sub>, 1.2/1.8V/2.5V  $\pm 5\%$  V<sub>CCO</sub> power supply operation
- Industrial temperature range:  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$
- Available in 16-pin (3mm x 3mm) QFN package

### Applications

- Data distribution
- SONET clock and data distribution
- Fiber Channel clock and data distribution
- Gigabit Ethernet clock and data distribution

### Markets

- Storage
- ATE
- Test and measurement
- Enterprise networking equipment
- High-end servers
- Metro area network equipment

Precision Edge is a registered trademark of Micrel, Inc.


## Ordering Information

| Part Number                 | Package Type | Operating Range | Package Marking                      | Lead Finish       |
|-----------------------------|--------------|-----------------|--------------------------------------|-------------------|
| SY56020RMG                  | QFN-16       | Industrial      | R020 with Pb-Free bar-line indicator | NiPdAu<br>Pb-Free |
| SY56020RMGTR <sup>(2)</sup> | QFN-16       | Industrial      | R020 with Pb-Free bar-line indicator | NiPdAu<br>Pb-Free |

### Notes:

1. Contact factory for die availability. Dice are guaranteed at  $T_A = 25^\circ\text{C}$ , DC Electricals only.
2. Tape and Reel.

## Pin Configuration



16-Pin QFN

## Truth Table

| EQ    | Equalization FR4 6mil Stripline |
|-------|---------------------------------|
| LOW   | 9"                              |
| FLOAT | 18"                             |
| HIGH  | 27"                             |

## Pin Description

| Pin Number                    | Pin Name                                 | Pin Function                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------------------------------|------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 2,3                           | IN, /IN                                  | Differential Input: Signals as small as 200mV $V_{PK}$ (400mV <sub>PP</sub> ) applied to the input of 9, 18 or 27 inches 6mil FR4 stripline transmission line are then terminated with this differential input. Each input pin internally terminates with 50Ω to the VT pin.                                                                                                                                  |
| 1                             | VT                                       | Input Termination Center-Tap: Each side of the differential input pair terminates to VT pin. This pin provides a center-tap to a termination network for maximum interface flexibility. An internal high impedance resistor divider biases VT to allow input AC-coupling. For AC-coupling, bypass VT with 0.1μF low-ESR capacitor to V <sub>CC</sub> . See "Interface Applications" subsection and Figure 2a. |
| 4                             | EQ                                       | Three level input for equalization control. High, float, low.                                                                                                                                                                                                                                                                                                                                                 |
| 16                            | VCC                                      | Positive Power Supply: Bypass with 0.1μF//0.01μF low-ESR capacitors as close to the V <sub>CC</sub> pins as possible. Supplies input and core circuitry.                                                                                                                                                                                                                                                      |
| 8,13                          | VCCO                                     | Output Supply: Bypass with 0.1μF//0.01μF low-ESR capacitors as close to the V <sub>CCO</sub> pins as possible. Supplies the output buffers.                                                                                                                                                                                                                                                                   |
| 5                             | GND,<br>Exposed pad                      | Ground: Exposed pad must be connected to a ground plane that is the same potential as the ground pins.                                                                                                                                                                                                                                                                                                        |
| 15,14<br>12,11<br>10,9<br>7,6 | Q0, /Q0<br>Q1, /Q1<br>Q2, /Q2<br>Q3, /Q3 | CML Differential Output Pairs: Differential buffered copy of the input signal. The output swing is typically 390mV. See "Interface Applications" subsection for termination information.                                                                                                                                                                                                                      |

**Absolute Maximum Ratings<sup>(1)</sup>**

|                                        |                   |
|----------------------------------------|-------------------|
| Supply Voltage ( $V_{CC}$ )            | –0.5V to +3.0V    |
| Supply Voltage ( $V_{CCO}$ )           | –0.5V to +3.0V    |
| $V_{CC} - V_{CCO}$                     | <1.8V             |
| $V_{CCO} - V_{CC}$                     | <0.5V             |
| Input Voltage ( $V_{IN}$ )             | –0.5V to $V_{CC}$ |
| CML Output Voltage ( $V_{OUT}$ )       | 0.6V to 3.0V      |
| Current ( $V_T$ )                      |                   |
| Source or Sink on VT pin               | ±100mA            |
| Input Current                          |                   |
| Source or Sink Current on (IN, /IN)    | ±50mA             |
| Maximum Operating Junction Temperature | 125°C             |
| Lead Temperature (soldering, 20sec.)   | 260°C             |
| Storage Temperature ( $T_s$ )          | –65°C to +150°C   |

**Operating Ratings<sup>(2)</sup>**

|                                           |                  |
|-------------------------------------------|------------------|
| Supply Voltage ( $V_{CC}$ )               | 2.375V to 2.625V |
| ( $V_{CCO}$ )                             | 1.14V to 2.625V  |
| Ambient Temperature ( $T_A$ )             | –40°C to +85°C   |
| Package Thermal Resistance <sup>(3)</sup> |                  |
| QFN                                       |                  |
| Still-Air ( $\theta_{JA}$ )               | 75°C/W           |
| Junction-to-Board ( $\psi_{JB}$ )         | 33°C/W           |

**DC Electrical Characteristics<sup>(4)</sup>**

$T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ , unless otherwise stated.

| Symbol         | Parameter                                           | Condition                                             | Min.  | Typ. | Max.         | Units    |
|----------------|-----------------------------------------------------|-------------------------------------------------------|-------|------|--------------|----------|
| $V_{CC}$       | Power Supply Voltage Range                          | $V_{CC}$                                              | 2.375 | 2.5  | 2.625        | V        |
|                |                                                     | $V_{CCO}$                                             | 1.14  | 1.2  | 1.26         |          |
|                |                                                     | $V_{CCO}$                                             | 1.7   | 1.8  | 1.9          |          |
|                |                                                     | $V_{CCO}$                                             | 2.375 | 2.5  | 2.625        |          |
| $I_{CC}$       | Power Supply Current                                | Maximum $V_{CC}$ .                                    |       | 60   | 85           | mA       |
| $I_{CCO}$      | Power Supply Current                                | No Load. Maximum $V_{CCO}$ .                          |       | 64   | 84           | mA       |
| $R_{IN}$       | Input Resistance<br>(IN-to- $V_T$ , /IN-to- $V_T$ ) |                                                       | 45    | 50   | 55           | $\Omega$ |
| $R_{DIFF\_IN}$ | Differential Input Resistance<br>(IN-to-/IN)        |                                                       | 90    | 100  | 110          | $\Omega$ |
| $V_{IH}$       | Input HIGH Voltage (IN, /IN)                        | IN, /IN                                               | 1.42  |      | $V_{CC}$     | V        |
| $V_{IL}$       | Input LOW Voltage (IN, /IN)                         | IN, /IN<br>$1.22\text{V} = 1.7-0.475$                 | 1.22  |      | $V_{IH}-0.2$ | V        |
| $V_{IN}$       | Input Voltage Swing (IN, /IN)                       | See Figure 3a, applied to input of transmission line. | 0.2   |      | 1.0          | V        |
| $V_{DIFF\_IN}$ | Differential Input Voltage Swing<br>( IN – /IN )    | See Figure 3b, applied to input of transmission line. | 0.4   |      | 2.0          | V        |
| $V_{T\_IN}$    | Voltage from Input to $V_T$                         |                                                       |       |      | 1.28         | V        |

**Notes:**

1. Permanent device damage may occur if absolute maximum ratings are exceeded. This is a stress rating only and functional operation is not implied at conditions other than those detailed in the operational sections of this data sheet. Exposure to absolute maximum ratings conditions for extended periods may affect device reliability.
2. The data sheet limits are not guaranteed if the device is operated beyond the operating ratings.
3. Package thermal resistance assumes exposed pad is soldered (or equivalent) to the device's most negative potential on the PCB.  $\psi_{JB}$  and  $\theta_{JA}$  values are determined for a 4-layer board in still-air number, unless otherwise stated.
4. The circuit is designed to meet the DC specifications shown in the above table after thermal equilibrium has been established.

## CML Outputs DC Electrical Characteristics<sup>(5)</sup>

$V_{CCO} = 1.14V$  to  $1.26V$   $R_L = 50\Omega$  to  $V_{CCO}$ ,

$V_{CCO} = 1.7V$  to  $1.9V$ ,  $2.375V$  to  $2.625V$ ,  $R_L = 50\Omega$  to  $V_{CCO}$  or  $100\Omega$  across the outputs.

$V_{CC} = 2.375V$  to  $2.625V$ ;  $T_A = -40^\circ C$  to  $+85^\circ C$ , unless otherwise stated.

| Symbol          | Parameter                         | Condition                     | Min.             | Typ.             | Max.     | Units    |
|-----------------|-----------------------------------|-------------------------------|------------------|------------------|----------|----------|
| $V_{OH}$        | Output HIGH Voltage               | $R_L = 50\Omega$ to $V_{CCO}$ | $V_{CC} - 0.020$ | $V_{CC} - 0.010$ | $V_{CC}$ | V        |
| $V_{OUT}$       | Output Voltage Swing              | See Figure 3a                 | 300              | 390              | 475      | mV       |
| $V_{DIFF\_OUT}$ | Differential Output Voltage Swing | See Figure 3b                 | 600              | 780              | 950      | mV       |
| $R_{OUT}$       | Output Source Impedance           |                               | 45               | 50               | 55       | $\Omega$ |

## Three Level EQ Input DC Electrical Characteristics<sup>(5)</sup>

$V_{CC} = 2.375V$  to  $2.625V$ ;  $T_A = -40^\circ C$  to  $+85^\circ C$ , unless otherwise stated.

| Symbol   | Parameter          | Condition         | Min.           | Typ. | Max.           | Units   |
|----------|--------------------|-------------------|----------------|------|----------------|---------|
| $V_{IH}$ | Input HIGH Voltage |                   | $V_{CC} - 0.3$ |      | $V_{CC}$       | V       |
| $V_{IL}$ | Input LOW Voltage  |                   | 0              |      | $V_{EE} + 0.3$ | V       |
| $I_{IH}$ | Input HIGH Current | $V_{IH} = V_{CC}$ |                |      | 400            | $\mu A$ |
| $I_{IL}$ | Input LOW Current  | $V_{IL} = GND$    | -480           |      |                | $\mu A$ |

### Note:

5. The circuit is designed to meet the DC specifications shown in the above table after thermal equilibrium has been established.

## AC Electrical Characteristics

$V_{CCO} = 1.14V$  to  $1.26V$   $R_L = 50\Omega$  to  $V_{CCO}$ ,

$V_{CCO} = 1.7V$  to  $1.9V$ ,  $2.375V$  to  $2.625V$ ,  $R_L = 50\Omega$  to  $V_{CCO}$  or  $100\Omega$  across the outputs,

$V_{CC} = 2.375V$  to  $2.625V$ ;  $T_A = -40^\circ C$  to  $+85^\circ C$ , unless otherwise stated.

| Symbol       | Parameter                          | Condition               | Min. | Typ. | Max. | Units             |
|--------------|------------------------------------|-------------------------|------|------|------|-------------------|
| $f_{MAX}$    | Maximum Frequency                  | NRZ Data                | 6.4  |      |      | Gbps              |
|              |                                    | $V_{OUT} > 200mV$ Clock | 4.5  |      |      | GHz               |
| $t_{PD}$     | Propagation Delay IN-to-Q          | Note 6, Figure 1        | 100  | 180  | 280  | ps                |
| $t_{Skew}$   | Output-to-Output Skew              | Note 7                  |      | 3    | 15   | ps                |
|              | Part-to-Part Skew                  | Note 8                  |      |      | 100  | ps                |
| $t_{Jitter}$ | Random Jitter                      | Note 9                  |      |      | 1    | ps <sub>RMS</sub> |
| $t_r, t_f$   | Output Rise/Fall Time (20% to 80%) | At full output swing.   | 20   | 50   | 90   | ps                |

### Notes:

- Propagation delay is measured with no attenuating transmission line connected to the input.
- Output-to-Output skew is the difference in time between both outputs, receiving data from the same input, for the same temperature, voltage and transition.
- Part-to-part skew is defined for two parts with identical power supply voltages at the same temperature and no skew at the edges at the respective inputs.
- Random jitter is measured with a K28.7 pattern, measured at  $\leq f_{MAX}$ .

## Interface Applications

For Input Interface Applications see Figures 4a-e and for CML Output Termination, see Figures 5a-d.

### CML Output Termination with VCCO 1.2V

For VCCO of 1.2V, Figure 5a, terminate the output with 50Ω to 1.2V, DC coupled, not 100Ω differentially across the outputs.

If AC-coupling is used, Figure 5d, terminate into 50Ω to 1.2V before the coupling capacitor and then connect to a high value resistor to a reference voltage.

Do not AC-couple with internally terminated receiver. For example, 50Ω ANY-IN input. AC-coupling will offset the output voltage by 200mV and this offset voltage will be too low for proper driver operation. Any unused output pair needs to be terminated when VCCO is 1.2V, do not leave floating.

### CML Output Termination with VCCO 1.8V, 2.5V

For VCCO of 1.8V, Figure 5a and Figure 5b, terminate either with 50 ohms to VCCO or 100 ohms differentially across the outputs. AC- or DC-coupling is fine. For best signal integrity, terminate any unused output pairs.

### Input Termination

From 1.8V CML driver: Terminate input with VT tied to 1.8V. Don't terminate 100 ohms differentially.

From 2.5V CML driver: Terminate input with either VT tied to 2.5V or 100 ohms differentially.

The input cannot be DC-coupled from a 1.2V CML driver.

### Input AC-Coupling

The SY56020R input can accept AC-coupling from any driver. Bypass VT with a 0.1μF low-ESR capacitor to VCC as shown in Figures 4c and 4d. VT has an internal high impedance resistor divider as shown in Figure 2a, to provide a bias voltage for AC-coupling.

## Timing Diagrams





Figure 1. Propagation Delay

Figure 1. Propagation Delay


## Typical Characteristics

$V_{CC} = 2.5$ ,  $V_{CCO} = 1.2V$ ,  $GND = 0V$ ,  $V_{IN} = 400mV$ ,  $R_L = 50\Omega$  to  $1.2V$ , Data Pattern:  $2^{23}-1$ ,  $T_A = 25^\circ C$ , unless otherwise stated.


**6.4Gbps, 24 inch FR4**




**6.4Gbps, 18 inch FR4**



**6.4Gbps, 9 inch FR4**



**3.2Gbps, 24 inch FR4**



## Input and Output Stage




Figure 2a. Simplified Differential Input Buffer




Figure 2b. Simplified CML Output Buffer

## Single-Ended and Differential Swings




Figure 3a. Single-Ended Swing






Figure 3b. Differential Swing


## Input Interface Applications




**Figure 4a. CML Interface (DC-Coupled, 1.8V, 2.5V)**  
*Option: May connect  $V_T$  to  $V_{CC}$*




**Figure 4b. CML Interface (DC-Coupled, 1.8V, 2.5V)**



**Figure 4c. CML Interface (AC-Coupled)**




For 3.3V,  $R_P = 100\Omega$ .  
 For 2.5V,  $R_P = 50\Omega$ .  
**Figure 4d. LVPECL Interface (AC-Coupled)**




**Figure 4e. LVPECL Interface (DC-Coupled)**


## CML Output Termination




**Figure 5a. 1.2V, 1.8V or 2.5V  
CML DC-Coupled Termination**



**Figure 5b. 1.8V or 2.5V  
CML DC-Coupled Termination**



**Figure 5c. CML AC-Coupled Termination  
(VCCO 1.8V or 2.5V)**




**Figure 5d. CML AC-Coupled Termination  
(VCCO 1.2V only)**

## Related Product and Support Documents

| Part Number   | Function                                       | Datasheet Link                                                                                                                                            |
|---------------|------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------|
| HBW Solutions | New Products and Termination Application Notes | <a href="http://www.micrel.com/page.do?page=/product-info/as/HBWolutions.shtml">http://www.micrel.com/page.do?page=/product-info/as/HBWolutions.shtml</a> |

## Package Information



16-Pin QFN

**MICREL, INC. 2180 FORTUNE DRIVE SAN JOSE, CA 95131 USA**

TEL +1 (408) 944-0800 FAX +1 (408) 474-1000 WEB <http://www.micrel.com>

Micrel makes no representations or warranties with respect to the accuracy or completeness of the information furnished in this data sheet. This information is not intended as a warranty and Micrel does not assume responsibility for its use. Micrel reserves the right to change circuitry, specifications and descriptions at any time without notice. No license, whether express, implied, arising by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Micrel's terms and conditions of sale for such products, Micrel assumes no liability whatsoever, and Micrel disclaims any express or implied warranty relating to the sale and/or use of Micrel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right.

Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Micrel Products for use in life support appliances, devices or systems is a Purchaser's own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale.

© 2008 Micrel, Incorporated.