



MIC1832

3.3V Voltage Supervisor with Manual Reset, Watchdog Timer and Dual Reset Outputs

General Description

The MIC1832 is a low-current microprocessor supervisor for monitoring 3.3V and 3V systems. The device features logic-selectable (TOL) reset thresholds of 10% or 20% of 3.3V; a pushbutton reset input; a watchdog timer with three-state selectable (TD) timeout periods of 150ms, 600ms, or 1.2s; a fixed reset timeout period of 250ms (min); and active-low open-drain reset (/RST) and active-high push-pull reset (RST) outputs. The /RST output maintains a valid reset condition for V_{CC} as low as 1.4V.

The MIC1832 asserts a reset condition if the supply voltage drops below the reset threshold, the pushbutton reset is asserted low, or the watchdog timer does not see a high-to-low transition on the watchdog timer input within the watchdog timer period. A reset condition is held for the reset timeout period of 250ms (min) after the pushbutton input is released, after the supply voltage increases above the reset threshold voltage, or after the watchdog has initiated a reset.

The MIC1832 is a drop-in replacement for the DS1832. It operates over the -40°C to $+85^{\circ}\text{C}$ temperature range and is available in Pb-Free 8-pin SOIC and PDIP packages.

Data sheets and support documentation can be found on Micrel's web site at: www.micrel.com.


Features

- Low-current version of DS1832
- Low current: 15 μA (typ), 25 μA (max)
- Selectable threshold (TOL): 10% or 20% of 3.3V
- Selectable watchdog timer (TD): 150ms, 600ms, 1.2s
- Power OK/Reset time delay: 250ms (min)
- Debounced pushbutton reset input
- Dual complementary reset outputs
 - Active-low, open-drain reset output
 - Active-high, push-pull reset output
- Available in Pb-Free 8-pin SOIC and PDIP packages
- -40°C to $+85^{\circ}\text{C}$ temperature range
- Pin-for-Pin compatible with MIC1232/DS1232/CAT1232

Applications

- Automotive systems
- Intelligent systems
- Critical microprocessor power monitoring
- Battery powered computers
- Controllers


Typical Application



Ordering Information

Part Number	Temperature Range	Package	Lead Finish
MIC1832NY	–40° to +85°C	8-Pin PDIP	Pb-Free
MIC1832MY	–40° to +85°C	8-Pin SOIC	Pb-Free

Pin Configuration



8-Pin PDIP
8-Pin SOIC

Pin Description

Pin Number	Pin Name	Pin Function
1	/PBRST	Pushbutton Reset input: This input is debounced and can be driven with external logic signals or by using a mechanical pushbutton to actively force a reset. All pulses less than 1ms in duration on the /PBRST pin are ignored; any pulse with a duration of 20ms or greater is guaranteed to cause a reset.
2	TD	Time Delay input: This input selects the timebase used by the watchdog timer. When TD = 0V, the watchdog timeout period is set to a normal value of 150ms. When TD = open, the watchdog timeout period is set to a nominal value of 600ms. When TD = V _{CC} , the watchdog period is 1.2s nominally.
3	TOL	Tolerance Select input: This input selects whether 10% or 20% of V _{CC} is used as the reset threshold voltage. When TOL = 0V, the 10% tolerance level is selected and when TOL = V _{CC} , a 20% tolerance level is selected.
4	GND	IC ground pin, 0V reference
5	RST	RST is asserted high if either V _{CC} goes below the reset threshold, the watchdog times out, or /PBRST is pulled low for a minimum of 20ms. RST remains asserted for one reset timeout period after V _{CC} exceeds the reset threshold, after the watch times out, or after /PBRST goes high.
6	/RST	/RST is asserted low if either V _{CC} goes below the reset threshold, the watchdog times out, or /PBRST is pulled low for a minimum of 20ms. /RST remains asserted for one reset timeout period after V _{CC} exceeds the reset threshold, after the watch times out, or after /PBRST goes high. Open-drain output
7	/ST	Input to watchdog timer. If /ST does not see a transition from high to low within the watchdog timeout period, RST and /RST are asserted.
8	VCC	Primary supply input.

Absolute Maximum Ratings⁽¹⁾

Terminal Voltage

 V_{CC} –0.3V to 7VAll other inputs –0.3V to ($V_{CC} + 0.3V$)

Input Current

 V_{CC} 250mA

GND, all other inputs 25mA

Lead Temperature (soldering, 10 sec.) 300°C

Storage Temperature –65°C to 150°C

Operating Ratings⁽²⁾

Operating Temperature Range

MIC1832M/N –40°C to 85°C

Power Dissipation 700mW

Electrical Characteristics $V_{CC} = 1.4V$ to $5.5V$; T_A = Operating Temperature Range; **bold** values indicate $-40^{\circ}C \leq T_A \leq +85^{\circ}C$, unless noted.

Parameter	Condition	Min	Typ	Max	Units
Supply Voltage Range	V_{CC}	1.4		5.5	V
Supply Current	$I_{CC} @ V_{CC} = 5V^{(3)}$		18	30	μA
	$I_{CC} @ V_{CC} = 3.3V^{(3)}$		15	25	μA
/ST and /PBRST Input Levels	$V_{IH}^{(4)}$	2		$V_{CC} + 0.3$	V
	$V_{IH}^{(5)}$	$V_{CC} - 0.4$		$V_{CC} + 0.3$	V
	V_{IL}	–0.3		0.5	V
Input Leakage, /ST ⁽⁶⁾	I_{IL}			± 1	μA
Output Voltage, /RST, RST	$I_{SOURCE} = 350\mu A$, $V_{CC} = 3.3V$	2.4			V
Output Voltage, /RST, RST	$I_{SINK} = 10mA$, $V_{CC} = 3.3V$			0.4	V
Output Voltage	$V_{CC} = 1.4V$, $I_{SINK} = 50\mu A$			0.3	V
V_{CC} 10% Trip Point (Reset Threshold Voltage)	TOL = Gnd	2.80	2.88	2.97	V
V_{CC} 20% Trip Point (Reset Threshold Voltage)	TOL = V_{CC}	2.47	2.55	2.64	V
Input Capacitance, /ST, TOL	$C_{IN}^{(7)}$			5	pF
Output Capacitance, /RST, RST	$C_{OUT}^{(7)}$			7	pF

Notes:

- Exceeding the absolute maximum rating may damage the device.
- The device is not guaranteed to function outside its operating rating.
- I_{CC} is measured with /PBRST and all outputs open and inputs within 0.5V of supply rails.
- Measured with $V_{CC} \geq 2.7V$.
- Measured with $V_{CC} < 2.7V$.
- /PBRST has an internal pull-up resistor to V_{CC} (typ. 40k Ω).
- Guaranteed by design at $T_A = 25^{\circ}C$.

AC Electrical Characteristics

$V_{CC} = 1.4V$ to $5.5V$ T_A = Operating Temperature Range; **bold** values indicate $-40^{\circ}C \leq T_A \leq +85^{\circ}C$, unless noted.

Parameter	Condition	Min	Typ	Max	Units
/PBRST Min. Pulse Width, t_{PB}	/PBRST = $V_{IL}^{(1)}$	20			ms
/PBRST Delay, t_{PBD}		1	4	20	ms
Reset Active Time, t_{RST}		250	610	1000	ms
/ST Pulse Width, t_{ST}		20			ns
/ST Timeout Period, t_{TD}	TD = 0V	62.5	150	250	ms
	TD = Open	250	600	1000	ms
	TD = V_{CC}	500	1200	2000	ms
V_{CC} Fall Time, t_F		40			μs
V_{CC} Rise Time, t_R		0			ns
V_{CC} Detect to /RST Low and RST High, t_{RPD}	V_{CC} Falling ⁽²⁾		5	8	μs
V_{CC} Detect to /RST Low and RST Low, t_{RPD}	V_{CC} Falling ⁽¹⁾	250	610	1000	μs

Notes:

1. /PBRST must be held low for a minimum of 20ms to guarantee a reset.
2. V_{CC} falling at 8.5mV/ μs .

Timing Diagrams




Figure 1. Power-Up/Power-Down Sequence




Figure 2. Watchdog Input




Figure 3. Pushbutton Reset

Application Information

Power Monitor

The /RST and RST pins are asserted whenever V_{CC} falls below the reset threshold voltage determined by the TOL pin. A 10% of 3.3V tolerance level (2.97V reset threshold voltage) can be selected by connecting the TOL pin to ground. A 20% of 3.3V tolerance level (2.64V reset threshold voltage) can be selected by connecting the TOL pin to V_{CC} . The reset pins will remain asserted for a period of 250ms after V_{CC} has risen above the reset threshold voltage. The reset function ensures that the microprocessor is properly reset and powers up into a known condition after a power failure. /RST will remain valid with V_{CC} as low as 1.4V.


Watchdog Timer

The microprocessor can be mounted by connecting the /ST pin (watchdog input) to a bus line or I/O line. If a high-to-low does not occur on the /ST pin within the watchdog timeout period determined by the TD pin (see the Electrical Characteristics Table), the /RST and the RST will remain asserted for 250ms. A minimum pulse of 20ns or any transition high-to-low on the /ST pin resets the watchdog timer. The watchdog timer is reset if /ST sees a valid transition within the watchdog timeout period.


Pushbutton Reset Input

The /PBRST input can be driven with a manual pushbutton switch or with external logic signals. The input is internally debounced and requires an active low signal to force the reset outputs into their active states. The /PBRST input recognizes any pulse that is 20ms or longer in duration and ignores all pulses that are less than 1ms in duration.


Block Diagram



Package Information⁽¹⁾



8-Pin DIP (N)



8-Pin SOIC (M)

Note:

- Package information is correct as of the publication date. For updates and most current information, go to www.micrel.com.

MICREL, INC. 2180 FORTUNE DRIVE SAN JOSE, CA 95131 USA

TEL +1 (408) 944-0800 FAX +1 (408) 474-1000 WEB <http://www.micrel.com>

Micrel makes no representations or warranties with respect to the accuracy or completeness of the information furnished in this data sheet. This information is not intended as a warranty and Micrel does not assume responsibility for its use. Micrel reserves the right to change circuitry, specifications and descriptions at any time without notice. No license, whether express, implied, arising by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Micrel's terms and conditions of sale for such products, Micrel assumes no liability whatsoever, and Micrel disclaims any express or implied warranty relating to the sale and/or use of Micrel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right.

Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Micrel Products for use in life support appliances, devices or systems is a Purchaser's own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale.