


High Speed Digital Design with Advanced Design System



Jump the Gigabit-per-Second Barrier



Today's high-speed digital designers require EDA tools that accurately model RF and microwave effects, and that analyze not only signal integrity, but also the power integrity, and EMI/EMC of serial and parallel chip-to-chip data links. A prime example is signal integrity on serial links.

Increasing consumer and business demand for digital entertainment and information transmission is driving the need for high-speed systems such as routers, servers, mass storage system, and PCs. Chip-to-chip connections inside these systems have undergone an architectural shift from parallel busses to serializer/deserializer (SerDes) links. Such serial links eliminate parallel bus clock skew and reduce the number of traces — advantages that come at the cost of large increases in bit rate on the remaining traces. At data rates greater than a gigabit per second and with channel flight times longer than a bit period, signal integrity is a major concern. Under these conditions, high-speed analog effects, previously only seen in high-frequency RF and microwave engineering, can impair the signal quality and degrade the bit error rate of the link.

Keysight Technologies, Inc. EEsof EDA has for years been proud to offer Advanced Design System (ADS) as the premier simulator of RF and microwave effects. RF and microwave engineers trust ADS to analyze their circuits and to help them mitigate the impairments encountered at these frequencies. Now, through continuous research and innovation, Keysight EEsof EDA offers solutions that put the applicable simulators, libraries, and capabilities into the hands of high-speed digital engineers.




Figure 1. Projected increase of clock frequencies Source: ITRS 2004 Update to the SIA Roadmap

These bundles, listed in the table below, provide the most complete chip-to-chip data link analysis for standards such as Infiniband, PCI Express, RapidIO, DDR, HDMI, and Ethernet. They allow you to:

- Analyze complete chip-to-chip data links by co-simulating individual components, each at its most appropriate level of abstraction: link-, circuit- or physical-level.
- Import S-parameter accurately into transient simulation.
- Generate ultra-low bit error rate (BER) contours in seconds not days.

These capabilities result in dramatically reduced product design cycles.

The following sections highlight key features of the elements that make up these bundles.

ADS bundles come in two configurations to meet your high-speed digital design requirements

Element Model Number and Name	W2210 ADS Core, Transient Convolution Bundled	W2211 ADS Core, Transient Convolution, Layout, Momentum Bundled
W2200 Advanced Design System (ADS) Core	•	•
W2302 Transient Convolution Element	•	•
W2321 Layout Element		•
W2341 Momentum G2 Element		•

The table above shows that the W2211 bundle includes an integrated flow for both pre-layout and post-layout tasks. The W2210 bundle is a lower cost subset for just the pre-layout tasks.

Enhance your high speed digital bundle with these additional Elements:

- W2303 Verilog-A Element
- W2304 Verilog-AMS Element
- W2343 Momentum Distributed Computing 8-pack
- W2312 ADS Transient Convolution Distributed Computing 8-pack
- W2500 Transient Convolution GT
- W2401 EMPro Core
- W2342 FEM Simulator Element
- W2405 FDTD Simulator Element
- W1714 AMI Modeling Kit
- W1713 SerDes Model Library




Figure 2. Comparison of 10 gigabit/second measured backplane S-parameters with "round trip" S-parameters derived from the model in ADS Transient Convolution Simulator.

Transient Convolution Simulator

At today's multigigabit per second chip-to-chip data rates, traditional SPICE-like lumped element components are not enough. High-frequency and distributed effects such as impedance mismatch, reflections, crosstalk, skin effect, and dielectric loss come into play.

Accordingly, signal integrity engineers need to go beyond traditional SPICE. ADS Transient Convolution Element accommodates not only lumped-element models but also the distributed transmission line, S-parameter, and EM models that are essential to model high-speed PCB traces. The Transient Convolution Element is unique in that it is not simply a high performance point tool, but a set of capabilities integrated into the ADS platform. You can combine channel-, circuit-, or EM-level models – each at the appropriate level of abstraction – into one simulation.

Multicore processor support and a new, high-capacity sparse matrix solver achieve a three-fold simulation speed improvement for traditional transient simulations and make this the industry's fastest signal integrity circuit simulator. And if you need even more speed you can add one or both of our hardware accelerators that use NVIDIA GPU cards (W2500) and compute clusters (W2312).




Figure 3. PCI Express Gen 2 eye diagram density contours with mask

Transient Convolution Element contains not only Transient Simulator but also many more capabilities for signal integrity including:

- Patented convolution method to create causal and passive time-domain models from S-parameters. Unlike other tools, ADS Convolution handles challenging cases such as a long or lossy transmission lines correctly. For analysis of power distribution networks (PDNs), the hybrid impulse/rational function mode yields the ultra fine frequency from DC to multigigahertz
- Channel Simulator with Bit-by-bit and Statistical modes (full details below) Eye Probe component that delivers eye diagram analysis including BER contour and bathtub display
- Eye mask utility with automatic violation checking
- Equalizer support with automatic tap optimization
- Ability to check cross-talk with multiple aggressors each at different data rates
- Memory bus compliance tool for the DDR2 and DDR3 standard
- Incorporate transceiver models complying with the IBIS I/O industry-standard (ANSI/EIA-656), including SerDes models built with the algorithmic modeling interface (AMI)
- Time-Domain Reflectometry tool
- Jitter decomposition using the proven EZJIT Plus algorithm used in Keysight instruments
- Broadband SPICE Model Generator, which lets you convert measured or simulated S-parameter models to lumped equivalent or pole zero representations

SerDes Modeling and IBIS AMI Model Generation with SystemVue

Two add-ons for our SystemVue ESL dataflow modeling tool offer serializer-deserializer (SerDes) models with (W1714 AMI Modeling Kit) or without (W1713 SerDes Model Library) automatic IBIS AMI model generation.

They let you optimize the signal processing blocks for your SerDes integrated circuit (IC) at the electronic system level (ESL). Once you've designed and optimized the algorithms, the W1714 AMI Modeling Kit automatically generates an IBIS AMI model that you can freely distribute to your customers as an 'executable datasheet' to help them design your chip into their system.

Use of SystemVue saves time, reduces engineering effort and accelerates the maturity of SerDes designs for next generation multigigabit transceiver (MGTs) in chip-to-chip serial links. They enable system architects, algorithm developers and hardware designers to investigate, implement and verify their SerDes signal processing blocks in the presence of interconnect impairment models similar to those encountered in the systems the SerDes will be designed into. The libraries give the user piece of mind that their product meets or exceeds real-world performance requirements from the standards association of serial link like PCI Express, HDMI etc.

These add-ons provides measurement-hardened "golden reference" models that accelerate the SerDes design and verification process. The tool puts reliable Keysight measurement know-how at the front of the design process, where it improves the actual design, instead of only characterizing nonconformity after the fact.

In addition to SerDes models, these product contain a unique optical fiber communication library that you can use to create a model of a rack-to-rack optoelectronic link. Using a pre-standard extension to the AMI standard, you can export this model to the mid-channel redriver component in ADS Channel Simulator.




Figure 4. The SerDes model blocks can be specified in several way. The taps of the standard FIR block on the left were tuned so that the step response (blue) matches measured data (red). In contrast, the block on the right was created with custom code.

Channel Simulator

Signal integrity engineers need to determine ultralow bit error rate (BER) contours for thousands of points in the design space in order to select the optimum set of characteristics for transmitter, channel, and receiver. Even with multicore and modern linear algebra, transient simulation still takes a prohibitively long time: more than a day for a million bits.

To meet this need, we've added Channel Simulator that eliminates the

need for long, transient simulations. It takes advantage of the fact that the traces, vias, bond wires, connectors, etc. of the channel are linear and time invariant ("LTI"). This fact lets you avoid the brute force approach of running the transient solver at every time step. You can determine ultralow BER contours in seconds not days. This enables very rapid and complete 'what if' design space exploration. And you can accelerate batch-mode parameter sweeps even further with our distributed computing option,

the W2312 Transient Convolution Distributed Computing 8-pack.


The table below compares the pros and cons of traditional transient with Channel Simulator in Bit-by-bit and Statistical modes. Please see our white paper "Explore the SerDes design space using the IBIS AMI channel simulation flow" for more details.

<http://literature.cdn.keysight.com/litweb/pdf/5991-0894EN.pdf>

Comparison of traditional transient with channel simulator in bit-by-bit and statistical modes

	Transient (SPICE-like) Simulator	Channel Simulator, Bit-by-bit mode	Channel Simulator, Statistical mode
Method	Modified nodal analysis of Kirchoff's current laws for every time step	Bit-by-bit superposition of differentiated step responses	Statistical calculations based on differentiated step response
Applicability	<ul style="list-style-type: none"> Linear and non-linear channels Finite, user-specified bit pattern Adaptive or fixed equalizer taps 	<ul style="list-style-type: none"> LTI channels plus a pre-standard extension that allows non-linear mid-channel electrical and optoelectronic repeaters. Finite, user-specified bit pattern Adaptive or fixed equalizer taps Linear (impulse response) and non-linear ("GetWave") AMI Tx and Rx models 	<ul style="list-style-type: none"> LTI channels Stochastic props of infinite bit pattern Fixed equalizer taps AMI Tx and Rx LTI impulse response models
BER floor in one minute simulation	$\sim 10^{-3}$	$\sim 10^{-6}$	$\sim 10^{-16}$
Typical megabit simulation time	25 hours	12 minutes	40 seconds

Figure 5. Pass-fail plot from the DDR3 compliance histogram measurements for DQ overshoot area



Decomposition of TDR/TDT measurements

Time Domain Reflectometry (TDR) and Time Domain Transmission (TDT) are measurement techniques that characterize a complex channel by sending an abrupt voltage step down a line and comparing the incident, transmitted, and reflected voltage waves. The shape and polarity of the transmission and reflection gives information about the position and nature of impedance changes at each

discontinuity. Transient Convolution Simulator and the front panel TDR feature combine to form a highly accurate method for decomposing the measured TDR/TDT response into component behavior. By adjusting the component parameters to fit the composite response, you can reveal the cause of the underlying channel impairments.




Figure 6. TDR/TDT response for a 2.5-Gbps differential channel

Broadband SPICE Model Generator

The Broadband SPICE Model Generator provides the capability to convert measured or simulated S-parameter models to lumped equivalent or pole zero representations. Lumped equivalent representations

can be used with various types of SPICE simulators. It also gives you the ability to enforce passivity during broadband SPICE model extractions.

Multilayer Model (MLM) Library

This core library lets you model up to 40 metal layers and 80 coupled lines. It offers an alternative trade off in simulation speed versus accuracy compared with the Momentum Planar EM simulator. The models run faster than Momentum, but Momentum takes post-layout routing into account. The effects of impedance, loss, crosstalk, and delay are modeled with the 2-D cross-sectional electromagnetic field solver that underlies this library. Thus it is particularly suited to pre-layout channel modeling.

The models include advance conductor surface roughness modeling, as well as a frequency-dependent dielectric loss.

MLM library has advantages over microstrip and stripline models, including a greater number of available coupled-line models, and the ability to place traces on any specific layer.




Figure 7. Broadband SPICE model overlays exactly with original S-parameters for a Rambus™ device




Figure 8. Multilayer interconnect models

Jitter Decomposition

ADS Transient Convolution Element features powerful jitter analysis capabilities and provides excellent correlation between simulated and measured jitter components and BER measurements. The jitter algorithm in ADS is based on and is verified against the patented EZJIT Plus algorithm used in Keysight instruments.




Figure 9. The eye diagram front panel in ADS allows you to calculate eye diagram parameters using an interface that is similar to that of Keysight instruments




Figure 10. ADS provides powerful jitter analysis for analyzing all the random and deterministic jitter components present in a digital signal. It also provides accurate BER bathtub plots. The capability is based on patented EZJIT Plus technology, which is available in Keysight's real-time oscilloscopes.

IBIS I/O models

IBIS (I/O Buffer Information Specification) is an industry-standard specification for modeling input and outputs of digital circuits. Semiconductor vendors may create IBIS models for their parts and distribute them for use in any IBIS-compatible simulator. IBIS simulation provides faster simulation as compared with equivalent-circuit SPICE models. Using IBIS models, the nonlinear effects of integrated circuit I/O buffers can be modeled faster and more precisely, using vendor-supported information. Keysight representatives on the EIA IBIS committees contribute to and track these evolving standards, and help keep Keysight EEsof EDA tools up-to-date.

Recent advances include the addition of the algorithmic modeling interface (AMI) for vendor-specific IC models of SerDes signal processing blocks like pre-emphasis, equalization, and CDR.




Figure 11. Comparison of received on-chip time-domain waveform and its source waveform.

Unlike the traditional flow (which is based on Transient Simulator), this additional AMI flow is based Channel Simulator, which is much faster.





Figure 12. IBIS model palette and schematic showing time-domain simulation of IBIS models, package traces, and nonlinear transistor devices based on ASIC and S-parameter models.

Electromagnetic (EM) Simulators

Keysight EEsof EDA offers two EM simulators in ADS. These tools employ the method of moments and finite element method (FEM) methods.

Contact your Keysight EEsof EDA field sales engineer for more information or for a free evaluation.

For general information about Keysight EEsof EDA, visit:
www.keysight.com/find/eesof

For more information about applying Keysight's Advanced Design System to signal integrity challenges, visit:
www.keysight.com/find/signal-integrity

For information about Keysight's ADS Signal Integrity bundles, visit:
www.keysight.com/find/eesof-si-products

To request an evaluation of Keysight's Signal Integrity solutions, visit:
www.keysight.com/find/eesof-si-demo-software-request




Figure 13. Trace and via modeling in ADS Momentum

Momentum Element: The leading 3D-planar EM simulator

Momentum is a 3-D full-wave-electromagnetic (EM) simulator used for accurate interconnect analysis. It accepts arbitrary laminar design geometries such as PCBs and packages that consist of multi-layer traces and vias. Accurate EM simulation enables signal integrity designers to improve interconnect performance and increases confidence that the product will function as simulated after fabrication.

Momentum RF is a the quasi-static mode of the Momentum that reduces simulation time, compared with the regular microwave mode without sacrificing accuracy. Quasi-static mode is particularly applicable to the case where the wave propagation across the structure is practically instantaneous. In contrast, microwave mode takes the finite wave propagation speed into account and should be used when the wavelength of the highest frequency under consideration is smaller than the largest dimension of the structure.

Electromagnetic/circuit co-simulation with layout components breaks down the barriers between electrical and physical analysis domains. "Look alike" layout components allow you to create custom symbols that can be used in the schematic design view. Once artwork and ports are defined, the user can generate a layout

component with the click of a button. Because Momentum is integrated into the ADS design flow, simulation setup times are reduced, and design productivity is increased. ADS integration eliminates the error-prone method of file transfer between disparate point tools.

Although Momentum is principally used for multilayer geometries it does also have a bond wire and via models that adds only one unknown per bond wire or via. Momentum also has the same frequency-dependent dielectric and conductor surface roughness capability as the MLM library mentioned above. Unlike previous generations of power integrity tools, Momentum make no assumption of solid power/ground planes can analyze PDNs with heavily perforated planes. The SI/PI Analyzer wizard lets you set up simulation in a snap using a net-based connection-oriented approach which is more efficient than the traditional polygon-by-polygon method. Our PI workflow lets you combine an EM-based PDN model with lumped element models for the voltage regulation module (VRM), the chip power model (CPM), and de-coupling capacitors (decaps). You can perform continuous optimization using ideal capacitors or discrete optimization over a given EIA footprint in a vendor-specific capacitor library such as the one downloadable from Murata.

FEM Element: An integrated, full 3D EM simulator

There are many types of components such as bondwire arcs and dielectric bricks that require 3-D electromagnetic analysis on non-multilayer geometries. FEM Element is ideal for this task. Designers can use ADS layout tools or import a layout from a third-party enterprise board tool such as Cadence Allegro or Mentor Expedition and simulate it using either Momentum (based on the method of moments)

or FEM Element (based on the finite element method).

In addition to the ADS platform, our EMPro platform offers a full 3D CAD user interface that can export parameterized components to ADS. You can switch your FEM Element license back and forth between the ADS and EMPro user interfaces. We also offer a FDTD Element under the EMPro platform.

myKeysight**myKeysight**www.keysight.com/find/mykeysight

A personalized view into the information most relevant to you.

**www.axiestandard.org**

AdvancedTCA® Extensions for Instrumentation and Test (AXIe) is an open standard that extends the AdvancedTCA for general purpose and semiconductor test. Keysight is a founding member of the AXIe consortium. ATCA®, AdvancedTCA®, and the ATCA logo are registered US trademarks of the PCI Industrial Computer Manufacturers Group.

**www.lxistandard.org**

LAN eXtensions for Instruments puts the power of Ethernet and the Web inside your test systems. Keysight is a founding member of the LXI consortium.

**www.pxisa.org**

PCI eXtensions for Instrumentation (PXI) modular instrumentation delivers a rugged, PC-based high-performance measurement and automation system.

**Three-Year Warranty**www.keysight.com/find/ThreeYearWarranty

Keysight's commitment to superior product quality and lower total cost of ownership. The only test and measurement company with three-year warranty standard on all instruments, worldwide.

**Keysight Assurance Plans**www.keysight.com/find/AssurancePlans

Up to five years of protection and no budgetary surprises to ensure your instruments are operating to specification so you can rely on accurate measurements.

**www.keysight.com/quality**

Keysight Technologies, Inc.
DEKRA Certified ISO 9001:2008
Quality Management System

Keysight Channel Partnerswww.keysight.com/find/channelpartners

Get the best of both worlds: Keysight's measurement expertise and product breadth, combined with channel partner convenience.

www.keysight.com/find/eesof

For more information on Keysight

Technologies' products, applications or services, please contact your local Keysight office. The complete list is available at: www.keysight.com/find/contactus

Americas

Canada	(877) 894 4414
Brazil	55 11 3351 7010
Mexico	001 800 254 2440
United States	(800) 829 4444

Asia Pacific

Australia	1 800 629 485
China	800 810 0189
Hong Kong	800 938 693
India	1 800 112 929
Japan	0120 (421) 345
Korea	080 769 0800
Malaysia	1 800 888 848
Singapore	1 800 375 8100
Taiwan	0800 047 866
Other AP Countries	(65) 6375 8100

Europe & Middle East

Austria	0800 001122
Belgium	0800 58580
Finland	0800 523252
France	0805 980333
Germany	0800 6270999
Ireland	1800 832700
Israel	1 809 343051
Italy	800 599100
Luxembourg	+32 800 58580
Netherlands	0800 0233200
Russia	8800 5009286
Spain	0800 000154
Sweden	0200 882255
Switzerland	0800 805353
	Opt. 1 (DE)
	Opt. 2 (FR)
	Opt. 3 (IT)
United Kingdom	0800 0260637

For other unlisted countries:

www.keysight.com/find/contactus

(BP-07-10-14)