

DRAM

1 MEG x 4 DRAM

FAST PAGE MODE, WRITE-PER-BIT

DRAM

FEATURES

- Industry standard x4 pinout, timing, functions and packages
- High performance, CMOS silicon gate process
- Single +5V±10% power supply
- Low power, 3mW standby; 225mW active, typical
- All inputs, outputs and clocks are fully TTL and CMOS compatible
- 1024-cycle refresh distributed across 16ms
- Refresh modes: $\overline{\text{RAS}}$ -ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ (CBR), and HIDDEN
- WRITE-PER-BIT access cycle (nonpersistent)
- 300 and 350 mil wide SOJ packages
- Two CBR options: CBR with $\overline{\text{WE}}$ a don't care (1 Meg compatible) and CBR with $\overline{\text{WE}}$ a HIGH (JEDEC test mode capable via WCBR)

OPTIONS

- Timing
 - 60ns access
 - 70ns access
 - 80ns access
- Packages
 - Ceramic DIP (400mil)
 - Plastic ZIP (350mil)
 - Plastic SOJ (300mil)
 - Plastic SOJ (350mil)
 - Plastic TSOP (*)
- $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ refresh
 - CBR with $\overline{\text{WE}}$ a don't care
 - CBR with $\overline{\text{WE}}$ a HIGH
- Operating Temperature, T_A
 - Commercial (0°C to +70°C)
 - Industrial (-40°C to +85°C)

MARKING

-6
-7
-8

C
Z
DJ
DJW
TG

None
J


None
IT

GENERAL DESCRIPTION


The MT4C4005 is a randomly accessed solid-state memory containing 4,194,304 bits organized in a x4 configuration. During READ or WRITE cycles each bit is uniquely addressed through the 20 address bits, which are entered 10 bits (A0-A9) at a time. $\overline{\text{RAS}}$ is used to latch the first 10 bits and $\overline{\text{CAS}}$ the latter 10 bits. A READ or WRITE cycle is selected with the $\overline{\text{WE}}$ input. A logic HIGH on $\overline{\text{WE}}$ dictates READ mode while a logic LOW on $\overline{\text{WE}}$ dictates WRITE mode. During a WRITE cycle, data in (D) is latched by the falling

PIN ASSIGNMENT (Top View)


20-Pin CDIP (B-5)



20-Pin ZIP (C-3)



20-Pin SOJ (E-1, E-2)




*Consult factory on availability of TSOP packages

edge of $\overline{\text{WE}}$ or $\overline{\text{CAS}}$, whichever occurs last. If $\overline{\text{WE}}$ goes LOW prior to $\overline{\text{CAS}}$ going LOW, the output pin(s) remain open (High-Z) until the next $\overline{\text{CAS}}$ cycle. If $\overline{\text{WE}}$ goes LOW after data reaches the output pin(s), data out (Q) is activated and retains the selected cell data as long as $\overline{\text{CAS}}$ remains low (regardless of $\overline{\text{WE}}$ or $\overline{\text{RAS}}$). This late $\overline{\text{WE}}$ pulse results in a READ-WRITE cycle. The four data inputs and four data outputs are routed through four pins using common I/O, and pin direction is controlled by $\overline{\text{WE}}$ and $\overline{\text{OE}}$. The WRITE-PER-BIT feature allows the user to define WRITE MASK during a WRITE cycle when $\overline{\text{RAS}}$ goes LOW, depending on the state of $\overline{\text{WE}}$.

FAST PAGE MODE operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row address (A0-A9) defined page boundary. The FAST PAGE MODE cycle is always initiated with a row address strobed-in by $\overline{\text{RAS}}$ followed by a column address strobed-in by $\overline{\text{CAS}}$. $\overline{\text{CAS}}$ may be toggled-in by holding $\overline{\text{RAS}}$ LOW and strobing-in different column addresses, thus executing faster memory cycles. Returning $\overline{\text{RAS}}$ HIGH terminates the FAST PAGE MODE operation.

Returning $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the $\overline{\text{RAS}}$ high time. Memory cell data is retained in its correct state by maintaining power and executing any $\overline{\text{RAS}}$ cycle (READ, WRITE, $\overline{\text{RAS}}$ -ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$, or HIDDEN refresh) so that all 1024 combinations of $\overline{\text{RAS}}$ addresses (A0-A9) are executed at least every 16ms, regardless of sequence. The CBR refresh cycle will invoke the internal refresh counter for automatic $\overline{\text{RAS}}$ addressing.

FUNCTIONAL BLOCK DIAGRAM FAST PAGE MODE



*NOTE: $\overline{WE}$ LOW prior to $\overline{CAS}$ LOW, EW detection CKT output is a HIGH (EARLY WRITE)
 $\overline{CAS}$ LOW prior to $\overline{WE}$ LOW, EW detection CKT output is a LOW (LATE WRITE)

TRUTH TABLE

Function		RAS	CAS	WE	Addresses		OE	DATA IN / OUT	NOTES
					t_R	t_C			
Standby		H	X	X	X	X	X	High-Z	
READ		L	L	H	ROW	COL	L	Valid Data Out	
EARLY-WRITE		L	L	L	ROW	COL	X	Valid Data In	1
READ-WRITE		L	L	H→L	ROW	COL	L→H	Valid Data Out, Data In	1
FAST-PAGE-MODE READ	1st Cycle	L	H→L	H	ROW	COL	L	Valid Data Out	
	2nd Cycle	L	H→L	H	n/a	COL	L	Valid Data Out	
FAST-PAGE-MODE EARLY-WRITE	1st Cycle	L	H→L	L	ROW	COL	X	Valid Data In	1
	2nd Cycle	L	H→L	L	n/a	COL	X	Valid Data In	1
FAST-PAGE-MODE READ-WRITE	1st Cycle	L	H→L	H→L	ROW	COL	L→H	Valid Data Out, Data In	1
	2nd Cycle	L	H→L	H→L	n/a	COL	L→H	Valid Data Out, Data In	1
RAS-ONLY REFRESH		H	X	X	ROW	n/a	X	High-Z	
HIDDEN REFRESH	READ	L→H→L	L	H	ROW	COL	L	Valid Data Out	
	WRITE	L→H→L	L	L	ROW	COL	X	Valid Data In	1
$\overline{CAS}$ -BEFORE- RAS REFRESH	Standard	H→L	L	X	X	X	X	High-Z	
	"J" Option	H→L	L	H	X	X	X	High-Z	

NOTE: 1. Data-in will be dependent on the mask provided. Refer to Figure 1.

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc supply relative to Vss	-1.0V to +7.0V
Storage Temperature (Ceramic)	-65°C to +150°C
Storage Temperature (Plastic)	-55°C to +150°C
Power Dissipation	1W
Short Circuit Output Current	50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 3, 4, 6, 7) (Vcc = 5.0V ± 10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	Vcc	4.5	5.5	V	1
Input High (Logic 1) Voltage, All Inputs	V _{IH}	2.4	Vcc+1	V	1
Input Low (Logic 0) Voltage, All Inputs	V _{IL}	-1.0	0.8	V	1
INPUT LEAKAGE CURRENT any input (0V ≤ V _{IN} ≤ 6.5V, all other pins not under test = 0V)	I _I	-2	2	μA	
OUTPUT LEAKAGE CURRENT (Q is disabled, 0V ≤ V _{OUT} ≤ 5.5V)	I _{OZ}	-10	10	μA	
OUTPUT LEVELS	V _{OH}	2.4		V	
Output High Voltage (I _{OUT} = -5mA) Output Low Voltage (I _{OUT} = 4.2mA)	V _{OL}		0.4	V	

PARAMETER/CONDITION	SYMBOL	MAX			UNITS	NOTES
		-6	-7	-8		
STANDBY CURRENT: (TTL) (RAS = CAS = V _{IH})	Icc1	2	2	2	mA	
STANDBY CURRENT: (CMOS) (RAS = CAS = Other Inputs = Vcc - 0.2V)	Icc2	1	1	1	mA	
OPERATING CURRENT: Random READ/WRITE Average power supply current (RAS, CAS, Address Cycling: ¹ RC = ¹ RC (MIN))	Icc3	110	100	90	mA	3, 4
OPERATING CURRENT: FAST PAGE MODE Average power supply current (RAS = V _{IL} , CAS, Address Cycling: ¹ PC = ¹ PC (MIN))	Icc4	80	70	60	mA	3, 4
REFRESH CURRENT: RAS-ONLY Average power supply current (RAS Cycling, CAS = V _{IH} : ¹ RC = ¹ RC (MIN))	Icc5	110	100	90	mA	3
REFRESH CURRENT: CAS-BEFORE-RAS Average power supply current (RAS, CAS, Address Cycling: ¹ RC = ¹ RC (MIN))	Icc6	110	100	90	mA	3, 5

MASKED WRITE ACCESS CYCLE

Every WRITE access cycle can be a MASKED WRITE, depending on the state of $\overline{WE}$ at $\overline{RAS}$ time. A MASKED WRITE is selected when $\overline{WE}$ is LOW at $\overline{RAS}$ time and mask data is supplied on the DQ pins.

The mask data present on the DQ1-DQ4 inputs at $\overline{RAS}$ time will be written to an internal mask data register and will then act as an individual write enable for each of the corresponding DQ inputs. If a LOW (logic "0") is written to a mask data register bit, the input port for that bit is disabled during the subsequent WRITE operation and no new data will be written to that DRAM cell location. A HIGH (logic

"1") on a mask data register bit enables the input port and allows normal WRITE operations to proceed. At $\overline{CAS}$ time, the bits present on the DQ1-DQ4 inputs will be either written to the DRAM (if the mask data bit was HIGH) or ignored (if the mask data bit was LOW).

For nonpersistent MASK WRITES, new mask data must be supplied each time a MASKED WRITE cycle is initiated.

Figure 1 illustrates the MT4C4005 MASKED WRITE operation (Note: $\overline{RAS}$ or $\overline{CAS}$ time refers to the time at which $\overline{RAS}$ or $\overline{CAS}$ transition from HIGH to LOW).




Figure 1
MT4C4005 MASKED WRITE EXAMPLE

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A10	C _{I1}		5	pF	2
Input Capacitance: RAS, CAS, WE, OE	C _{I2}		7	pF	2
Input/Output Capacitance: DQ	C _{I0}		7	pF	2

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13, 23) (V_{CC} = 5.0V ± 10%)

A.C. CHARACTERISTICS		-6		-7		-8		UNITS	NOTES
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX		
Random READ or WRITE cycle time	¹ RC	110		130		150		ns	
READ-WRITE cycle time	¹ RWC	165		185		205		ns	
FAST-PAGE-MODE READ or WRITE cycle time	¹ PC	40		40		45		ns	
FAST-PAGE-MODE READ-WRITE cycle time	¹ PRWC	90		95		100		ns	
Access time from RAS	¹ RAC		60		70		80	ns	14
Access time from CAS	¹ CAC		15		20		20	ns	15
Access time from column address	¹ AA		30		35		40	ns	
Access time from CAS precharge	¹ CPA		40		40		45	ns	
RAS pulse width	¹ RAS	60	100,000	70	100,000	80	100,000	ns	
RAS pulse width (FAST PAGE MODE)	¹ RASP	60	100,000	70	100,000	80	100,000	ns	
RAS hold time	¹ RSH	15		20		20		ns	
RAS precharge time	¹ RP	45		50		60		ns	
CAS pulse width	¹ CAS	15	100,000	20	100,000	20	100,000	ns	
CAS hold time	¹ CSH	60		70		80		ns	
CAS precharge time	¹ CPN	10		10		10		ns	16
CAS precharge time (FAST PAGE MODE)	¹ CP	10		10		10		ns	
RAS to CAS delay time	¹ RCD	15	45	20	50	20	60	ns	17
CAS to RAS precharge time	¹ CRP	5		5		5		ns	
Row address setup time	¹ ASR	0		0		0		ns	
Row address hold time	¹ RAH	10		10		10		ns	
RAS to column address delay time	¹ RAD	15	30	15	35	15	40	ns	18
Column address setup time	¹ ASC	0		0		0		ns	
Column address hold time	¹ CAH	10		15		15		ns	
Column address hold time (referenced to RAS)	¹ AR	50		55		60		ns	
Column address to RAS lead time	¹ RAL	30		35		40		ns	
Read command setup time	¹ RCS	0		0		0		ns	
Read command hold time (referenced to CAS)	¹ RCH	0		0		0		ns	19
Read command hold time (referenced to RAS)	¹ RRH	0		0		0		ns	19
CAS to output in Low-Z	¹ CLZ	0		0		0		ns	
Output buffer turn-off delay	¹ OFF	0	20	0	20	0	20	ns	20
WE command setup time	¹ WCS	0		0		0		ns	21, 27

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS


(Notes: 6, 7, 8, 9, 10, 11, 12, 13, 23) ($V_{CC} = 5.0V \pm 10\%$)

A.C. CHARACTERISTICS		-6		-7		-8		UNITS	NOTES
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX		
Write command hold time	t_{WCH}	10		15		15		ns	
Write command hold time (referenced to $\overline{RAS}$)	t_{WCR}	45		55		60		ns	
Write command pulse width	t_{WP}	10		15		15		ns	
Write command to $\overline{RAS}$ lead time	t_{RWL}	15		20		20		ns	
Write command to $\overline{CAS}$ lead time	t_{CWL}	15		20		20		ns	
Data-in setup time	t_{DS}	0		0		0		ns	22
Data-in hold time	t_{DH}	10		15		15		ns	22
Data-in hold time (referenced to $\overline{RAS}$)	t_{DHR}	45		55		60		ns	
$\overline{RAS}$ to $\overline{WE}$ delay time	t_{RWD}	90		100		110		ns	21
Column address to $\overline{WE}$ delay time	t_{AWD}	60		65		70		ns	21
$\overline{CAS}$ to $\overline{WE}$ delay time	t_{CWD}	45		50		50		ns	21
Transition time (rise or fall)	t_T	3	50	3	50	3	50	ns	9, 10
Refresh period (1024 cycles)	t_{REF}		16		16		16	ms	
$\overline{RAS}$ to $\overline{CAS}$ precharge time	t_{RPC}	0		0		0		ns	
$\overline{CAS}$ setup time ($\overline{CAS}$ -BEFORE- $\overline{RAS}$ refresh)	t_{CSR}	10		10		10		ns	5
$\overline{CAS}$ hold time ($\overline{CAS}$ -BEFORE- $\overline{RAS}$ refresh)	t_{CHR}	15		15		15		ns	5
$\overline{WE}$ hold time ($\overline{CAS}$ -BEFORE- $\overline{RAS}$ refresh)	t_{WRH}	10		10		10		ns	25
$\overline{WE}$ setup time ($\overline{CAS}$ -BEFORE- $\overline{RAS}$ refresh)	t_{WRP}	10		10		10		ns	25
$\overline{WE}$ hold time (WCBR test cycle)	t_{WTH}	10		10		10		ns	25
$\overline{WE}$ setup time (WCBR test cycle)	t_{WTS}	10		10		10		ns	25
$\overline{OE}$ setup prior to $\overline{RAS}$ during HIDDEN REFRESH cycle	t_{ORD}	0		0		0		ns	
Output disable	t_{OD}	15		20		20		ns	27
Output enable	t_{OE}	15		20		20		ns	23
$\overline{OE}$ hold time from $\overline{WE}$ during READ-MODIFY-WRITE cycle	t_{OEh}	15		20		20		ns	26
WRITE-PER-BIT setup time	t_{WBS}	0		0		0		ns	
WRITE-PER-BIT hold time	t_{WBH}	10		10		10		ns	
WRITE-PER-BIT mask setup time	t_{WDS}	0		0		0		ns	
WRITE-PER-BIT mask hold time	t_{WDH}	10		10		10		ns	


NOTES

1. All voltages referenced to Vss.
2. This parameter is sampled. Capacitance is calculated from the equation $C = I^{dt}/dv$ with $dv = 3V$ and $V_{CC} = 5V$.
3. Icc is dependent on cycle rates.
4. Icc is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the outputs open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range is assured.
7. An initial pause of 100 μ s is required after power-up followed by eight $\overline{RAS}$ refresh cycles ($\overline{RAS}$ -ONLY or CBR with $\overline{WE}$ HIGH) before proper device operation is assured. The eight $\overline{RAS}$ cycle wake-up should be repeated any time the 16ms refresh requirement is exceeded.
8. AC characteristics assume $t_T = 5ns$.
9. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
10. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
11. If $\overline{CAS} = V_{IH}$, data output is high impedance.
12. If $\overline{CAS} = V_{IL}$, data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to 2 TTL gates and 100pF.
14. Assumes that $t_{RCD} < t_{RCD} (MAX)$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
15. Assumes that $t_{RCD} \geq t_{RCD} (MAX)$.
16. If $\overline{CAS}$ is LOW at the falling edge of $\overline{RAS}$, Q will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer, $\overline{CAS}$ must be pulsed HIGH for t_{CPN} .
17. Operation within the $t_{RCD} (MAX)$ limit ensures that $t_{RAC} (MAX)$ can be met. $t_{RCD} (MAX)$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD} (MAX)$ limit, then access time is controlled exclusively by t_{CAC} .
18. Operation within the $t_{RAD} (MAX)$ limit ensures that $t_{RCD} (MAX)$ can be met. $t_{RAD} (MAX)$ is specified as a reference point only; if t_{RAD} is greater than the specified $t_{RAD} (MAX)$ limit, then access time is controlled exclusively by t_{AA} .
19. Either t_{RCH} or t_{RRH} must be satisfied for a READ cycle.
20. $t_{OFF} (MAX)$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
21. t_{WCS} , t_{RWD} , t_{AWD} and t_{CWD} are restrictive operating parameters in late WRITE, and READ-MODIFY-WRITE cycles only. If $t_{WCS} \geq t_{WCS} (MIN)$, the cycle is an EARLY-WRITE cycle and the data output will remain an open circuit through out the entire cycle. If $t_{RWD} \geq t_{RWD} (MIN)$, $t_{AWD} \geq t_{AWD} (MIN)$ and $t_{CWD} \geq t_{CWD} (MIN)$, the cycle is a READ-MODIFY-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions are met, the state of data out are indeterminate. $\overline{OE}$ held HIGH and $\overline{WE}$ taken LOW after $\overline{CAS}$ goes LOW results in a LATE-WRITE ($\overline{OE}$ controlled) cycle.
22. These parameters are referenced to $\overline{CAS}$ leading edge in EARLY-WRITE cycles and $\overline{WE}$ leading edge in LATE-WRITE or READ-MODIFY-WRITE cycles.
23. If $\overline{OE}$ is tied permanently LOW, LATE-WRITE or READ-MODIFY-WRITE operations are not possible.
24. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, $\overline{WE} = LOW$ and $\overline{OE} = HIGH$.
25. t_{WTS} and t_{WTH} are setup and hold specifications for the $\overline{WE}$ pin being held LOW to enable the JEDEC test mode (with CBR timing constraints). These two parameters are the inverses of t_{WRP} and t_{WRH} in the CBR refresh cycle.
26. LATE-WRITE and READ-MODIFY-WRITE cycles must have both t_{OD} and t_{OE} met ($\overline{OE}$ HIGH during WRITE cycle) in order to ensure that the output buffers will be open during the WRITE cycle. The DQs will provide the previously read data if $\overline{CAS}$ remains LOW and $\overline{OE}$ is taken back LOW after t_{OE} is met. If $\overline{CAS}$ goes HIGH prior to $\overline{OE}$ going back LOW, the DQs will remain open.
27. The DQs open during READ cycles once t_{OD} or t_{OFF} occur. If $\overline{CAS}$ goes HIGH first, $\overline{OE}$ becomes a don't care. If $\overline{OE}$ goes HIGH and $\overline{CAS}$ stays LOW, $\overline{OE}$ is not a don't care; and the DQs will provide the previously read data if $\overline{OE}$ is taken back LOW (while $\overline{CAS}$ remains LOW).

READ CYCLE




EARLY-WRITE CYCLE




DON'T CARE
 UNDEFINED

READ-WRITE CYCLE (LATE-WRITE and READ-MODIFY-WRITE CYCLES)




FAST-PAGE-MODE READ CYCLE




[illegible][illegible]

1-188


RAS-ONLY REFRESH CYCLE (ADDR = A₀ - A₉; $\overline{WE}$ = DON'T CARE)



CAS-BEFORE-RAS REFRESH CYCLE (A₀ - A₉, and $\overline{OE}$ = DON'T CARE)



HIDDEN REFRESH CYCLE ($\overline{WE}$ = HIGH; $\overline{OE}$ = LOW) ²⁴



4 MEG POWER-UP AND REFRESH CONSTRAINTS

The JEDEC 4 Meg DRAM introduces two potential incompatibilities compared to the previous generation 1 Meg DRAM. The incompatibilities involve refresh and power-up. Understanding these incompatibilities and providing for them will offer the designer and system user greater compatibility between the 1 Meg and 4 Meg.

REFRESH

The most commonly used refresh mode of the 1 Meg is the CBR (CAS-BEFORE-RAS) REFRESH cycle. The CBR for the 1 Meg specifies the $\overline{WE}$ pin as a don't care. The 4 Meg, on the other hand, specifies the CBR REFRESH mode to be a $\overline{WCBR}$, which is CBR with the $\overline{WE}$ pin held at a logical HIGH level.

The reason for $\overline{WCBR}$ instead of CBR on the 4 Meg is that a CBR cycle with $\overline{WE}$ LOW will put the 4 Meg into the JEDEC specified test mode ($\overline{WCBR}$). In contrast, the 1 Meg test mode is entered by applying a HIGH signal to the test pin (pin 4 on DIP, pin 5 on SOJ and pin 8 on ZIP). This HIGH signal is usually a "supervoltage" (V in $\geq 7.5V$) so normal TTL or CMOS HIGH levels will not cause the part to enter the test mode.

POWER-UP

The 4 Meg $\overline{WCBR}$ constraint may also introduce another problem. The 1 Meg POWER-UP cycle requires a 100 μ s delay followed by any 8 RAS cycles. The 4 Meg POWER-UP is more restrictive in that 8 RAS-ONLY or CBR REFRESH ($\overline{WE}$ held HIGH) cycles must be used. The restriction is needed since the 4 Meg may power-up in the JEDEC specified test mode


and must exit out of the test mode. The only way to exit the 4 Meg JEDEC test mode is with either a $\overline{RAS}$ -ONLY or a $\overline{WCBR}$ REFRESH cycle.

SUMMARY

1. The optional 1 Meg test pin is the A10 pin on the 4 Meg (x1 only).
2. For optional test mode, the 1 Meg requires a valid HIGH on the test pin while the 4 Meg requires a CBR cycle with $\overline{WE}$ LOW.
3. The 1 Meg CBR REFRESH allows the $\overline{WE}$ pin to be don't care while the 4 Meg CBR requires $\overline{WE}$ to be HIGH ($\overline{WCBR}$).
4. The 8 $\overline{RAS}$ wake-up cycles on the 1 Meg may be any valid RAS cycle while the 4 Meg may only use RAS-ONLY or $\overline{WCBR}$ REFRESH cycles.

SPECIAL FEATURE

A memory system currently using 1 Meg DRAMs with $\overline{WE}$ as a don't care during CBR REFRESH does not allow for direct upgrading to 4 Meg DRAMs. Micron, realizing some companies will have this situation, provides a special feature on its 4 Meg DRAM, that requires "supervoltage" to access the 4 Meg JEDEC $\overline{WCBR}$ test function. This allows the Micron 4 Meg DRAM to be refreshed in the same manner as any 1 MEG DRAM. Note that the eight power-up cycles should only be refresh cycles in order to guarantee that any 4 Meg DRAM, including Micron's, does not inadvertently power-up in the test mode.



COMPARISON OF 4 MEG TEST MODE AND $\overline{WCBR}$ TO 1 MEG CBR