

36V, 1A, 4.17 μ V_{RMS}, RF 低压降 (LDO) 稳压器

查询样品: [TPS7A4700](#), [TPS7A4701](#)

特性

- 输入电压范围: **+3V 至 +36V**
- 输出电压噪声:
4.17 μ V_{RMS}(10Hz, 100Hz)
- 电源纹波抑制:
 - **82dB (100Hz)**
 - **≥ 55dB (10Hz, 10MHz)**
- 提供两个版本:
 - **ANY-OUT™** 版本 (借助印刷电路板 (PCB) 布局布线的用户可调输出):
 - 无需外部电阻器或者前馈电容器
 - 输出电压范围: **+1.4V 至 +20.5V**
 - 可调版本⁽¹⁾:
 - 输出电压范围: **+1.4V 至 +34V**
- 输出电流: **1A**
- 压降电压: **1A 时为 307mV**
- 与 **CMOS** 逻辑电平兼容的启用引脚
- 内置固定电流限制和热关断
- 采用高散热性能封装: **5mm x 5mm** 四方扁平无引线封装 (**QFN**)
- 工作温度范围:
-40°C 至 +125°C

应用范围

- 压控振荡器 (**VCO**)
- 频率合成器
- 测试和测量
- 仪器仪表、医疗和音频
- **RX, TX, 和 PA** 电路
- 用于运算放大器, 数模转换器 (**DAC**), 模数转换器 (**ADC**), 和其它高精度模拟电路的电源轨
- 后置 **DC/DC** 转换器稳压和纹波滤除
- 基站和电信基础设施
- **+12V 和 +24V** 工业用总线

说明

TPS7A47 是一款正电压 (+36V), 超低噪声 (4.17 μ V_{RMS}) 低压降线性稳压器 (LDO), 此稳压器能够提供 1A 的负载供电。


TPS7A4700 (1kV 静电放电 (ESD), 人体模型 (HBM)) 和 TPS7A4701⁽¹⁾ 通过使用一个印刷电路板 (PCB) 布局布线, 在无需外部电阻器或前馈电容器的情况下, (> 1kV ESD, HBM) 输出电压是完全用户可调节的 (高达 20.5V), 从而减少了总体组件数量。

对于更高输出电压的应用, 请使用 TPS7A4701⁽¹⁾ (> 1kV ESD, HBM)。借助于外部电阻器, TPS7A4701 可实现高达 34V 的输出电压。

TPS7A47 由双极型技术设计而成, 主要用于高准确度、高精度仪器仪表应用。在此类应用中, 规整的电压轨对于系统性能的最大化至关重要。这种设计使其成为功率运算放大器, 模数转换器 (ADC), 数模转换器 (DAC) 及其它关键应用 (诸如医疗、射频 (RF) 和测试测量应用) 中高性能模拟电路的最佳选择。

此外, TPS7A47 线性稳压器也非常适合于后置 DC/DC 转换器稳压。通过滤除 dc/dc 开关转换所固有的输出电压纹波, 可确保在灵敏仪器仪表、测试和测量、音频和 RF 应用中将系统性能最大化。

对于需要正向和负向低噪声电源轨的应用, 请考虑 TI 的 [TPS7A33](#) 负向高电压、超低噪声线性稳压器系列产品。



(1) TPS7A4701 是产品预览器件。



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

ANY-OUT, PowerPAD are trademarks of Texas Instruments.

All other trademarks are the property of their respective owners.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 2012–2013, Texas Instruments Incorporated
English Data Sheet: [SBVS204](#)



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PACKAGE AND ORDERING INFORMATION⁽¹⁾

- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or visit the device product folder at www.ti.com.

ABSOLUTE MAXIMUM RATINGS

Over operating free-air temperature range, unless otherwise noted.⁽¹⁾

			VALUE		UNIT
			MIN	MAX	
Voltage ⁽²⁾	IN pin to GND pin		−0.4	+36	V
	EN pin to GND pin		−0.4	+36	V
	EN pin to IN pin		−36	+0.4	V
	OUT pin to GND pin		−0.4	+36	V
	NR pin to GND pin		−0.4	+36	V
	SENSE pin to GND pin		−0.4	+36	V
	0P1V pin to GND pin		−0.4	+36	V
	0P2V pin to GND pin		−0.4	+36	V
	0P4V pin to GND pin		−0.4	+36	V
	0P8V pin to GND pin		−0.4	+36	V
	1P6V pin to GND pin		−0.4	+36	V
	3P2V pin to GND pin		−0.4	+36	V
	6P4V1 pin to GND pin		−0.4	+36	V
	6P4V2 pin to GND pin		−0.4	+36	V
Current	Peak output		Internally limited		
Temperature	Operating virtual junction, T _J		−40	+125	°C
	Storage, T _{stg}		−65	+150	°C
Electrostatic discharge (ESD) ratings ⁽³⁾	TPS7A4700	Human body model (HBM) QSS 009-105 (JESD22-A114A)		1000	V
		Charge device model (CDM) QSS 009-147 (JESD22-C101B.01)		500	V
	TPS7A4701	Human body model (HBM) QSS 009-105 (JESD22-A114A)		2500	V
		Charge device model (CDM) QSS 009-147 (JESD22-C101B.01)		500	V

- (1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages are with respect to network ground terminal.
- (3) ESD testing is performed according to the respective JESD22 JEDEC standard.

ELECTRICAL CHARACTERISTICS

At $-40^{\circ}\text{C} \leq T_J \leq +125^{\circ}\text{C}$; $V_{IN} = V_{OUT(NOM)} + 1.0\text{ V}$ or $V_{IN} = 3.0\text{ V}$ (whichever is greater); $V_{EN} = V_{IN}$; $I_{OUT} = 0\text{ mA}$; $C_{IN} = 10\text{ }\mu\text{F}$; $C_{OUT} = 10\text{ }\mu\text{F}$; $C_{NR} = 10\text{ nF}$; SENSE tied to OUT; and 0P1V, 0P2V, 0P4V, 0P8V, 1P6V, 3P2V, 6P4V1, 6P4V2 pins OPEN, unless otherwise noted.

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
V_{IN}	Input voltage range			3		35	V
V_{UVLO}	Under-voltage lockout threshold	V_{IN} rising			2.67		V
		V_{IN} falling			2.5		V
V_{UVLO_HYS}	Under-voltage lockout hysteresis				177		mV
V_{NR}	Noise reduction pin voltage				V_{OUT}		V
V_{OUT}	Output voltage range	$V_{IN} \geq V_{OUT(NOM)} + 1.0\text{ V}$ or 3 V (whichever is greater), $C_{OUT} = 20\text{ }\mu\text{F}$	TPS7A4700	1.4		20.5	V
			TPS7A4701	1.4		34	V
	Nominal accuracy	$T_J = +25^{\circ}\text{C}$, $C_{OUT} = 20\text{ }\mu\text{F}$		-1.0		1.0	% V_{OUT}
	Overall accuracy	$V_{OUT(NOM)} + 1.0\text{ V} \leq V_{IN} \leq 35\text{ V}$, $0\text{ mA} \leq I_{OUT} \leq 1\text{ A}$, $C_{OUT} = 20\text{ }\mu\text{F}$		-2.5		2.5	% V_{OUT}
$\Delta V_{OUT}(\Delta V_{IN})/V_{OUT(NOM)}$	Line regulation	$V_{OUT(NOM)} + 1.0\text{ V} \leq V_{IN} \leq 35\text{ V}$			0.092		% V_{OUT}
$\Delta V_{OUT}(\Delta I_{OUT})/V_{OUT(NOM)}$	Load regulation	$0\text{ mA} \leq I_{OUT} \leq 1\text{ A}$			0.3		% V_{OUT}
V_{DO}	Dropout voltage	$V_{IN} = 95\% V_{OUT(NOM)}$, $I_{OUT} = 0.5\text{ A}$			216		mV
		$V_{IN} = 95\% V_{OUT(NOM)}$, $I_{OUT} = 1\text{ A}$			307	450	mV
I_{CL}	Current limit	$V_{OUT} = 90\% V_{OUT(NOM)}$		1	1.26		A
I_{GND}	Ground pin current	$I_{OUT} = 0\text{ mA}$			0.58	1.0	mA
		$I_{OUT} = 1\text{ A}$			6.1		mA
I_{SHDN}	Shutdown supply current	$V_{EN} = 0.4\text{ V}$			2.55	8	μA
		$V_{EN} = 0.4\text{ V}$, $V_{IN} = 35\text{ V}$			3.04	60	μA
I_{EN}	Enable pin current	$V_{EN} = V_{IN}$			0.78	2	μA
		$V_{IN} = V_{EN} = 35\text{ V}$			0.81	2	μA
$V_{+EN(HI)}$	Enable high-level voltage			2.0		V_{IN}	V
$V_{+EN(LO)}$	Enable low-level voltage			0.0		0.4	V
V_{NOISE}	Output noise voltage	$V_{IN} = 3\text{ V}$, $V_{OUT(NOM)} = 1.4\text{ V}$, $C_{OUT} = 50\text{ }\mu\text{F}$, $C_{NR} = 1\text{ }\mu\text{F}$, BW = 10 Hz to 100 kHz			4.17		μV_{RMS}
		$V_{IN} = 6\text{ V}$, $V_{OUT(NOM)} = 5\text{ V}$, $C_{OUT} = 50\text{ }\mu\text{F}$, $C_{NR} = 1\text{ }\mu\text{F}$, BW = 10 Hz to 100 kHz			4.67		μV_{RMS}
PSRR	Power-supply rejection ratio	$V_{IN} = 16\text{ V}$, $V_{OUT(NOM)} = 15\text{ V}$, $C_{OUT} = 50\text{ }\mu\text{F}$, $I_{OUT} = 500\text{ mA}$, $C_{NR} = 1\text{ }\mu\text{F}$, $f = 1\text{ kHz}$			78		dB
T_J	Operating junction temperature			-40		+125	$^{\circ}\text{C}$
T_{SD}	Thermal shutdown temperature	Shutdown, temperature increasing			+170		$^{\circ}\text{C}$
		Reset, temperature decreasing			+150		$^{\circ}\text{C}$


THERMAL INFORMATION

THERMAL METRIC ⁽¹⁾		TPS7A47xx	UNITS
		RGW	
		20 PINS	
θ_{JA}	Junction-to-ambient thermal resistance	32.5	$^{\circ}\text{C/W}$
θ_{JCTop}	Junction-to-case (top) thermal resistance	27	
θ_{JB}	Junction-to-board thermal resistance	11.9	
ψ_{JT}	Junction-to-top characterization parameter	0.3	
ψ_{JB}	Junction-to-board characterization parameter	11.9	
θ_{JCbott}	Junction-to-case (bottom) thermal resistance	1.7	

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](#).

PIN CONFIGURATIONS

TPS7A4700 and TPS7A4701⁽¹⁾: RGW PACKAGE
5-mm × 5-mm QFN-20
(TOP VIEW)




(1) TPS7A4701 is product preview devices.

PIN DESCRIPTIONS







PIN NAME	PIN NUMBER	DESCRIPTION
0P1V	12	When connected to GND, this pin adds 0.1 V to the nominal output voltage of the regulator. Do not connect any voltage other than GND to this pin. If not used, leave this pin floating.
0P2V	11	When connected to GND, this pin adds 0.2 V to the nominal output voltage of the regulator. Do not connect any voltage other than GND to this pin. If not used, leave this pin floating.
0P4V	10	When connected to GND, this pin adds 0.4 V to the nominal output voltage of the regulator. Do not connect any voltage other than GND to this pin. If not used, leave this pin floating.
0P8V	9	When connected to GND, this pin adds 0.8 V to the nominal output voltage of the regulator. Do not connect any voltage other than GND to this pin. If not used, leave this pin floating.
1P6V	8	When connected to GND, this pin adds 1.6 V to the nominal output voltage of the regulator. Do not connect any voltage other than GND to this pin. If not used, leave this pin floating.
3P2V	6	When connected to GND, this pin adds 3.2 V to the nominal output voltage of the regulator. Do not connect any voltage other than GND to this pin. If not used, leave this pin floating.
6P4V1	5	When connected to GND, this pin adds 6.4 V to the nominal output voltage of the regulator. Do not connect any voltage other than GND to this pin. If not used, leave this pin floating.
6P4V2	4	When connected to GND, this pin adds 6.4 V to the nominal output voltage of the regulator. Do not connect any voltage other than GND to this pin. If not used, leave this pin floating.
EN	13	This pin turns the regulator on and off.
GND	7	Ground
IN	15, 16	Input supply. A capacitor greater than or equal to 1 μ F must be tied from this pin to ground to assure stability. A 10- μ F capacitor is recommended to be connected from IN to GND (as close to the device as possible) to reduce circuit sensitivity to printed-circuit-board (PCB) layout, especially when long input traces or high source impedances are encountered.
NC	2, 17-19	This pin can be left open or tied to any voltage between GND and IN.
NR	14	Noise reduction pin. When a capacitor is connected from this pin to GND, RMS noise can be reduced to very low levels. A capacitor greater than or equal to 10 nF must be tied from this pin to ground to assure stability. A 1- μ F capacitor is recommended to be connected from NR to GND (as close to the device as possible) to maximize ac performance and minimize noise.
OUT	1, 20	Regulator output. A capacitor greater than or equal to 10 μ F must be tied from this pin to ground to assure stability. A 47- μ F ceramic output capacitor is highly recommended to be connected from OUT to GND (as close to the device as possible) to maximize ac performance.
SENSE/FB	3	Control-loop error amplifier input. This is the SENSE pin if the device output voltage is programmed using ANY-OUT (no external feedback resistors). This pin must be connected to OUT. Connect this pin to the point of load to maximize accuracy. This is the FB pin if the device output voltage is set using external resistors. See the Adjustable Operation section for more details.

FUNCTIONAL BLOCK DIAGRAM









TYPICAL CHARACTERISTICS

At $-40^{\circ}\text{C} \leq T_J \leq +125^{\circ}\text{C}$; $V_{\text{IN}} = V_{\text{OUT(NOM)}} + 1.0\text{ V}$ or $V_{\text{IN}} = 3.0\text{ V}$ (whichever is greater); $V_{\text{EN}} = V_{\text{IN}}$; $I_{\text{OUT}} = 0\text{ mA}$; $C_{\text{IN}} = 10\text{ }\mu\text{F}$; $C_{\text{OUT}} = 10\text{ }\mu\text{F}$; $C_{\text{NR}} = 1\text{ }\mu\text{F}$; SENSE tied to OUT; and 0P1V, 0P2V, 0P4V, 0P8V, 1P6V, 3P2V, 6P4V1, 6P4V2 pins OPEN, unless otherwise noted.



TYPICAL CHARACTERISTICS (continued)

At $-40^{\circ}\text{C} \leq T_J \leq +125^{\circ}\text{C}$; $V_{\text{IN}} = V_{\text{OUT(NOM)}} + 1.0\text{ V}$ or $V_{\text{IN}} = 3.0\text{ V}$ (whichever is greater); $V_{\text{EN}} = V_{\text{IN}}$; $I_{\text{OUT}} = 0\text{ mA}$; $C_{\text{IN}} = 10\text{ }\mu\text{F}$; $C_{\text{OUT}} = 10\text{ }\mu\text{F}$; $C_{\text{NR}} = 1\text{ }\mu\text{F}$; SENSE tied to OUT; and 0P1V, 0P2V, 0P4V, 0P8V, 1P6V, 3P2V, 6P4V1, 6P4V2 pins OPEN, unless otherwise noted.



TYPICAL CHARACTERISTICS (continued)

At $-40^{\circ}\text{C} \leq T_J \leq +125^{\circ}\text{C}$; $V_{IN} = V_{OUT(NOM)} + 1.0\text{ V}$ or $V_{IN} = 3.0\text{ V}$ (whichever is greater); $V_{EN} = V_{IN}$; $I_{OUT} = 0\text{ mA}$; $C_{IN} = 10\text{ }\mu\text{F}$; $C_{OUT} = 10\text{ }\mu\text{F}$; $C_{NR} = 1\text{ }\mu\text{F}$; SENSE tied to OUT; and 0P1V, 0P2V, 0P4V, 0P8V, 1P6V, 3P2V, 6P4V1, 6P4V2 pins OPEN, unless otherwise noted.




Figure 13.




Figure 14.




Figure 15.




Figure 16.




Figure 17.





Figure 18.


TYPICAL CHARACTERISTICS (continued)

At $-40^{\circ}\text{C} \leq T_J \leq +125^{\circ}\text{C}$; $V_{IN} = V_{OUT(NOM)} + 1.0\text{ V}$ or $V_{IN} = 3.0\text{ V}$ (whichever is greater); $V_{EN} = V_{IN}$; $I_{OUT} = 0\text{ mA}$; $C_{IN} = 10\text{ }\mu\text{F}$; $C_{OUT} = 10\text{ }\mu\text{F}$; $C_{NR} = 1\text{ }\mu\text{F}$; SENSE tied to OUT; and 0P1V, 0P2V, 0P4V, 0P8V, 1P6V, 3P2V, 6P4V1, 6P4V2 pins OPEN, unless otherwise noted.


POWER-SUPPLY REJECTION RATIO vs OUTPUT VOLTAGE




LOAD TRANSIENT




LINE TRANSIENT



STARTUP



NOISE vs OUTPUT CURRENT



APPLICATION INFORMATION

TYPICAL APPLICATION CIRCUIT

Output voltage is set by grounding the appropriate control pins, as shown in [Figure 24](#). When grounded, all control pins add a specific voltage on top of the internal reference voltage ($V_{REF} = 1.4\text{ V}$). For example, when grounding pins 0P1V, 0P2V, and 1P6V, the voltage values 0.1 V, 0.2 V, and 1.6 V are added to the 1.4-V internal reference voltage for $V_{OUT(NOM)}$ equal to 3.3 V, as described in [Equation 1](#).

$$V_{OUT(NOM)} = V_{REF} + 0.1\text{ V} + 0.2\text{ V} + 1.6\text{ V} = 1.4\text{ V} + 0.1\text{ V} + 0.2\text{ V} + 1.6\text{ V} = 3.3\text{ V} \quad (1)$$




Figure 24. Maximize PSRR Performance and Minimize RMS Noise

ANY-OUT PROGRAMMABLE OUTPUT VOLTAGE

For ANY-OUT operation, the TPS7A4700 and TPS7A4701 (product-preview device) do not use external resistors to set the output voltage, as is typical of low-dropout regulators (LDOs), but use device pins 4, 5, 6, 8, 9, 10, 11, and 12 to program the regulated output voltage. Each pin is either connected to ground (active) or is left open, or floating, (inactive). The ANY-OUT programming is set by [Equation 2](#) as the sum of the internal reference voltage ($V_{REF} = 1.4\text{ V}$) plus the accumulated sum of the respective voltages assigned to each active pin; that is, 100 mV (pin 12), 200 mV (pin 11), 400 mV (pin 10), 800 mV (pin 9), 1.6 V (pin 8), 3.2 V (pin 6), 6.4 V (pin 5), or 6.4 V (pin 4). [Table 1](#) summarizes these voltage values associated with each active pin setting for reference. By leaving all program pins open, or floating, the output is thereby programmed to the minimum possible output voltage equal to V_{REF} .

$$V_{OUT} = V_{REF} + (\Sigma \text{ ANY-OUT Pins to Ground}) \quad (2)$$

Table 1. ANY-OUT Programmable Output Voltage

ANY-OUT PROGRAM PINS (Active Low)	ADDITIVE OUTPUT VOLTAGE LEVEL
Pin 4 (6P4V2)	6.4 V
Pin 5 (6P4V1)	6.4 V
Pin 6 (3P2)	3.2 V
Pin 8 (1P6)	1.6 V
Pin 9 (0P8)	800 mV
Pin 10 (0P4)	400 mV
Pin 11 (0P2)	200 mV
Pin 12 (0P1)	100 mV

Table 2 shows a list of the most common output voltages and their corresponding pin settings. The voltage setting pins have a binary weight; therefore, the output voltage can be programmed to any value from 1.4 V to 20.5 V on 100-mV steps.

Table 2. Common Output Voltages and the Corresponding Pin Settings

V _{OUT} (V)	PIN NAMES AND VOLTAGE PER PIN							
	0P1V 100 mV	0P2V 200 mV	0P4V 400 mV	0P8V 800 mV	1P6V 1.6 V	3P2V 3.2 V	6P4V1 6.4 V	6P4V2 6.4 V
1.4	Open	Open	Open	Open	Open	Open	Open	Open
1.5	GND	Open	Open	Open	Open	Open	Open	Open
1.8	Open	Open	GND	Open	Open	Open	Open	Open
2.5	GND	GND	Open	GND	Open	Open	Open	Open
3	Open	Open	Open	Open	GND	Open	Open	Open
3.3	GND	GND	Open	Open	GND	Open	Open	Open
4.5	GND	GND	GND	GND	GND	Open	Open	Open
5	Open	Open	GND	Open	Open	GND	Open	Open
10	Open	GND	GND	Open	GND	Open	GND	Open
12	Open	GND	Open	GND	Open	GND	GND	Open
15	Open	Open	Open	GND	Open	Open	GND	GND
18	Open	GND	GND	Open	Open	GND	GND	GND
20.5	GND	GND	GND	GND	GND	GND	GND	GND

ADJUSTABLE OPERATION

The TPS7A4701 (product-preview device) has an output voltage range of 1.4 V to 34 V. For adjustable operation, set the nominal output voltage of the device using two external resistors, as shown in Figure 25.




Figure 25. Adjustable Operation for Maximum AC Performance

R_1 and R_2 can be calculated for any output voltage range using Equation 3. To ensure stability under no load conditions at $V_{OUT} > V_{REF}$, this resistive network must provide a current equal to or greater than 5 μA .

$$R_1 = R_2 \left(\frac{V_{OUT}}{V_{REF}} - 1 \right), \text{ where } \frac{V_{OUT}}{R_1 + R_2} \geq 5 \mu A \quad (3)$$

If greater voltage accuracy is required, take into account the output voltage offset contributions because of the feedback pin current and use 0.1% tolerance resistors.

Table 3 shows the resistor combination to achieve a few of the most common rails using commercially-available, 0.1%-tolerance resistors to maximize nominal voltage accuracy while abiding to the formula shown in Equation 3.

Table 3. Suggested Resistors for Common Voltage Rails

V _{OUT}	R ₁	R ₂
1.4 V	0 Ω	∞
1.8 V	10.2 k Ω	35.7 k Ω
3.3 V	107 k Ω	78.7 k Ω
5 V	274 k Ω	107 k Ω
10 V	1.07 M Ω	174 k Ω
12 V	1.62 M Ω	215 k Ω
15 V	1.02 M Ω	105 k Ω
18 V	2.49 M Ω	210 k Ω
24 V	2.26 M Ω	140 k Ω

There are several alternative ways to set the output voltage. The program pins can be driven using external general-purpose input/output pins (GPIOs), manually connected to ground using 0- Ω resistors (or left open), or hardwired by the given layout of the printed circuit board (PCB) to set the ANY-OUT voltage. The [TPS7A4700 evaluation module \(EVM\)](#), available for download from www.ti.com, allows the output voltage to be programmed using jumpers.

CAPACITOR RECOMMENDATION

The TPS7A4700 is designed to be stable using low equivalent series resistance (ESR), ceramic capacitors at the input, output, and at the noise reduction pin (NR, pin 14). Multilayer ceramic capacitors have become the industry standard for these types of applications and are recommended here, but must be used with good judgment. Ceramic capacitors that employ X7R-, X5R-, and COG-rated dielectric materials provide relatively good capacitive stability across temperature whereas the use of Y5V-rated capacitors is discouraged precisely because the capacitance varies so widely. In all cases, ceramic capacitance varies a great deal with operating voltage and the design engineer should be aware of these characteristics. As a rule of thumb, ceramic capacitors are recommended to be derated by 50%. The input and output capacitors recommended herein account for a capacitance derating of 50%.

Attention should be given to the input capacitance to minimize transient input droop during load current steps because the TPS7A4700 has a very fast load transient response. Large input capacitances (greater than 10 μ F) have a good effect and do not affect stability. Note however that simply using large ceramic input capacitances can also cause unwanted ringing at the output if the input capacitor, in combination with the wire lead inductance, creates a high-Q peaking effect during transients. For example, a 5-nH lead inductance and a 10- μ F input capacitor form an LC filter with a resonance frequency of 712 kHz at the edge of the control loop bandwidth. Short, well-designed interconnect leads to the up-stream supply minimize this effect without adding damping. Damping of unwanted ringing can be accomplished by using a tantalum capacitor, with a few hundred milliohms of ESR, in parallel with the ceramic input capacitor.

Input and Output Capacitor Requirements

The TPS7A4700 is designed and characterized for operation with ceramic capacitors of 10 μ F or greater at the input and output. Optimal noise performance is characterized using a total output capacitor value of 50 μ F. Note especially that input and output capacitances should be located as near as practical to the respective input and output pins.

Noise Reduction Capacitor (C_{NR})

The noise reduction capacitor, connected to the NR pin of the LDO, forms an RC filter for filtering out noise that might ordinarily be amplified by the control loop and appear on the output voltage. Larger capacitances, up to 1 μ F, affect noise reduction at lower frequencies while also tending to further reduce noise at higher frequencies. Note that C_{NR} also serves a secondary purpose in programming the turn-on rise time of the output voltage and thereby controls the turn-on surge current.

INTERNAL CURRENT LIMIT (I_{CL})

The internal current limit circuit is used to protect the LDO against high-load current faults or shorting events. The LDO is not designed to operate at a steady-state current limit. During a current-limit event, the LDO sources constant current. Therefore, the output voltage falls while load impedance decreases. Note also that when a current limit occurs while the resulting output voltage is low, excessive power may be dissipated across the LDO, which results in a thermal shutdown of the output.

DROPOUT VOLTAGE (V_{DO})

Generally speaking, the dropout voltage often refers to the voltage difference between the input and output voltage ($V_{DO} = V_{IN} - V_{OUT}$). However, in the [Electrical Characteristics](#) V_{DO} is defined as the $V_{IN} - V_{OUT}$ voltage at the rated current (I_{RATED}), where the main current pass-FET is fully on in the Ohmic region of operation and is characterized by the classic $R_{DS(ON)}$ of the FET. V_{DO} indirectly specifies a minimum input voltage above the nominal programmed output voltage at which the output voltage is expected to remain within its accuracy boundary. If the input falls below this V_{DO} limit ($V_{IN} < V_{OUT} + V_{DO}$), then the output voltage decreases in order to follow the input voltage.

Dropout voltage is always determined by the $R_{DS(ON)}$ of the main pass-FET. Therefore, if the LDO operates below the rated current, then the V_{DO} for that current scales accordingly. The $R_{DS(ON)}$ for the TPS7A4700 can be calculated using [Equation 4](#):

$$R_{DS(ON)} = \frac{V_{DO}}{I_{RATED}} \quad (4)$$

OUTPUT VOLTAGE ACCURACY

The output voltage accuracy specifies minimum and maximum output voltage error, relative to the expected nominal output voltage stated as a percent. This accuracy error typically includes the errors introduced by the internal reference and the load and line regulation across the full range of rated load and line operating conditions over temperature, unless otherwise specified by the [Electrical Characteristics](#). Output voltage accuracy also accounts for all variations between manufacturing lots.

STARTUP

Enable (EN) and Under-Voltage Lockout (UVLO)

The TPS7A4700 only turns on when both EN and UVLO are above the respective voltage thresholds. The UVLO circuit monitors input voltage (V_{IN}) to prevent device turn-on before V_{IN} rises above the lockout voltage. The UVLO circuit also causes a shutdown when V_{IN} falls below lockout. The EN signal allows independent logic-level turn-on and shutdown of the LDO when the input voltage is present. EN can be connected directly to V_{IN} if independent turn-on is not needed.

Soft-Start and Inrush Current

Soft-start refers to the ramp-up characteristic of the output voltage during LDO turn-on after EN and UVLO have achieved threshold voltage. The noise reduction capacitor serves a dual purpose of both governing output noise reduction and programming the soft-start ramp during turn-on.

Inrush current is defined as the current through the LDO from IN to OUT during the time of the turn-on ramp up. Inrush current then consists primarily of the sum of load and charge current to the output capacitor. This current is difficult to measure because the input capacitor must be removed, which is not recommended. However, this soft-start current can be estimated by [Equation 5](#):

$$I_{OUT(t)} = \left[\frac{C_{OUT} \times dV_{OUT}(t)}{dt} \right] + \left[\frac{V_{OUT}(t)}{R_{LOAD}} \right]$$

where:

- $V_{OUT}(t)$ is the instantaneous output voltage of the turn-on ramp,
- $dV_{OUT}(t)/dt$ is the slope of the V_{OUT} ramp, and
- R_{LOAD} is the resistive load impedance.

(5)

AC PERFORMANCE

LDO ac performance is typically understood to include power-supply rejection ratio, load step transient response, and output noise. These metrics are primarily a function of open-loop gain and bandwidth, phase margin, and reference noise.

Power-Supply Rejection Ratio (PSRR)

PSRR is a measure of how well the LDO control loop rejects ripple noise from the input source to make the dc output voltage as noise-free as possible across the frequency spectrum (usually 10 Hz to 10 MHz). Even though PSRR is therefore a loss in noise signal amplitude (the output ripple relative to the input ripple), the PSRR reciprocal is plotted in the [Electrical Characteristics](#) as a positive number in decibels (dB) for convenience. [Equation 6](#) gives the PSRR calculation as a function of frequency where input noise voltage [$V_{S(IN)}(f)$] and output noise voltage [$V_{S(OUT)}(f)$] are understood to be purely ac signals.

$$\text{PSRR (dB)} = 20 \text{ Log}_{10} \left[\frac{V_{S(IN)}(f)}{V_{S(OUT)}(f)} \right] \quad (6)$$

Noise that couples from the input to the internal reference voltage for the control loop is also a primary contributor to reduced PSRR magnitude and bandwidth. This reference noise is greatly filtered by the noise reduction capacitor at the NR pin of the LDO in combination with an internal filter resistor (R_{SS}) for optimal PSRR.

The LDO is often employed not only as a dc/dc regulator, but also to provide exceptionally clean power-supply voltages that are free of noise and ripple to power-sensitive system components. This usage is especially true for the TPS7A4700.

Load Step Transient Response

The load step transient response is the output voltage response by the LDO to a step change in load current whereby output voltage regulation is maintained. The worst-case response is characterized for a load step of 10 mA to 1 A (at 1 A per microsecond) and shows a classic critically-damped response of a very stable system. The voltage response shows a small dip in the output voltage when charge is initially depleted from the output capacitor and then the output recovers as the control loop adjusts itself. The depth of the charge depletion immediately after the load step is directly proportional to the amount of output capacitance. However, to some extent, the speed of recovery is inversely proportional to that same output capacitance. In other words, larger output capacitances act to decrease any voltage dip or peak occurring during a load step but also decrease the control-loop bandwidth, thereby slowing response.

The worst-case off-loading step characterization occurs when the current step transitions from 1 A to 0 mA. Initially, the LDO loop cannot respond fast enough to prevent a small increase in output voltage charge on the output capacitor. Because the LDO cannot sink charge current, the control loop must turn off the main pass-FET to wait for the charge to deplete, thus giving the off-load step its typical monotonic decay (which appears triangular in shape).

Noise

The TPS7A4700 is designed, in particular, for system applications where minimizing noise on the power-supply rail is critical to system performance. This scenario is the case for phase-locked loop (PLL)-based clocking circuits for instance, where minimum phase noise is all important, or in-test and measurement systems where even small power-supply noise fluctuations can distort instantaneous measurement accuracy. Because the TPS7A4700 is also designed for higher voltage industrial applications, the noise characteristic is well designed to minimize any increase as a function of the output voltage.

LDO noise is defined as the internally-generated intrinsic noise created by the semiconductor circuits alone. This noise is the sum of various types of noise (such as shot noise associated with current-through-pin junctions, thermal noise caused by thermal agitation of charge carriers, flicker noise or 1/f noise that is a property of resistors and dominates at lower frequencies as a function of 1/f, burst noise, and avalanche noise).

To calculate the LDO RMS output noise, a spectrum analyzer must first measure the spectral noise across the bandwidth of choice (typically 10 Hz to 100 kHz in units of $\mu\text{V}/\sqrt{\text{Hz}}$). The RMS noise is then calculated in the usual manner as the integrated square root of the squared spectral noise over the band, then averaged by the bandwidth.

THERMAL INFORMATION

Thermal Protection

The TPS7A4700 contains a thermal shutdown protection circuit to turn off the output current when excessive heat is dissipated in the LDO. Thermal shutdown occurs when the thermal junction temperature (T_J) of the main pass-FET exceeds +170°C (typical). Thermal shutdown hysteresis assures that the LDO again resets (turns on) when the temperature falls to +150°C (typical). Because the TPS7A4700 is capable of supporting high input voltages, a great deal of power can be expected to be dissipated across the device at low output voltages which may cause a thermal shutdown. The thermal time-constant of the semiconductor die is fairly short, and thus the output oscillates on and off at a high rate when thermal shutdown is reached until power dissipation is reduced.

For reliable operation, the junction temperature should be limited to a maximum of +125°C. To estimate the thermal margin in a given layout, increase the ambient temperature until the thermal protection shutdown is triggered using worst-case load and highest input voltage conditions. For good reliability, thermal shutdown should occur at least +45°C above the maximum expected ambient temperature condition for the application. This configuration produces a worst-case junction temperature of +125°C at the highest expected ambient temperature and worst-case load.

The internal protection circuitry of the TPS7A4700 is designed to protect against thermal overload conditions. The circuitry is not intended to replace proper heat sinking. Continuously running the TPS7A4700 into thermal shutdown degrades device reliability.

Power Dissipation (P_D)

Circuit reliability demands that due consideration be given to device power dissipation, location of the circuit on the printed circuit board (PCB), and proper sizing of the thermal plane. The PCB area around the regulator should be as free as possible of other heat-generating devices that can cause added thermal stresses.

Power dissipation in the regulator depends on the input to output voltage difference and load conditions. P_D can be calculated using [Equation 7](#):

$$P_D = (V_{OUT} - V_{IN}) \times I_{OUT} \quad (7)$$


It is important to note that power dissipation can be minimized, and thus greater efficiency achieved, by proper selection of the system voltage rails. Proper selection allows the minimum input voltage necessary for output regulation to be obtained.

The primary heat conduction path for the QFN (RGW) package is through the thermal pad to the PCB. The thermal pad should be soldered to a copper pad area under the device. This pad area should then contain an array of plated vias that conduct heat to any inner spreading plane areas or to a bottom-side copper plane.

The maximum power dissipation determines the maximum allowable junction temperature (T_J) for the device. Power dissipation and junction temperature are most often related by the junction-to-ambient thermal resistance (θ_{JA}) of the combined PCB and device package and the temperature of the ambient air (T_A), according to [Equation 8](#).

$$T_J = T_A + (\theta_{JA} \times P_D) \quad (8)$$

Unfortunately, this thermal resistance (θ_{JA}) is highly dependant on the heat-spreading capability built into the particular PCB design, and therefore varies according to the total copper area, copper weight, and location of the spreading planes. The θ_{JA} recorded in the [Thermal Information](#) table is determined by the JEDEC standard, PCB, and copper-spreading area and is to be used only as a relative measure of package thermal performance. Note that for a well-designed thermal layout, θ_{JA} is actually the sum of the QFN package junction-to-case (bottom) thermal resistance (θ_{JCbot}) plus the thermal resistance contribution by the PCB copper. By knowing θ_{JCbot} , the minimum amount of appropriate heat sinking can be used to estimate θ_{JA} with [Figure 26](#). θ_{JCbot} can be found in the [Thermal Information](#) table.



NOTE: θ_{JA} value at a board size of 9-in² (that is, 3-in × 3-in) is a JEDEC standard.

Figure 26. θ_{JA} vs Board Size

Estimating Junction Temperature

The JEDEC standard now recommends the use of PSI thermal metrics to estimate the junction temperatures of the LDO while in-circuit on a typical PCB board application. These metrics are not strictly speaking thermal resistances, but rather offer practical and relative means of estimating junction temperatures. These PSI metrics are determined to be significantly independent of copper-spreading area. The key thermal metrics (Ψ_{JT} and Ψ_{JB}) are given in the [Thermal Information](#) table and are used in accordance with [Equation 9](#).

$$\Psi_{JT}: T_J = T_T + \Psi_{JT} \times P_D$$

$$\Psi_{JB}: T_J = T_B + \Psi_{JB} \times P_D$$

where:

P_D is the power dissipated as explained in [Equation 7](#),

T_T is the temperature at the center-top of the device package, and

T_B is the PCB surface temperature measured 1 mm from the device package and centered on the package edge. (9)

BOARD LAYOUT

For best overall performance, all circuit components are recommended to be located on the same side of the circuit board and as near as practical to the respective LDO pin connections. Ground return connections to the input and output capacitor, and to the LDO ground pin should also be as close to each other as possible and connected by a wide, component-side, copper surface. The use of vias and long traces to create LDO circuit connections is strongly discouraged and negatively affects system performance. This grounding and layout scheme minimizes inductive parasitics and thereby reduces load-current transients, minimizes noise, and increases circuit stability.

A ground reference plane is also recommended and should be either embedded in the PCB itself or located on the bottom side of the PCB opposite the components. This reference plane serves to assure accuracy of the output voltage, shield noise, and behaves similar to a thermal plane to spread (or sink) heat from the LDO device when connected to the PowerPAD™. In most applications, this ground plane is necessary to meet thermal requirements.

Use the [TPS7A4700EVM-094 evaluation module \(EVM\)](#), available for download at www.ti.com, as a reference for layout and application design.

REVISION HISTORY

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision B (April 2013) to Revision C	Page
• 从数据表中删除了 TPS7A4702 预览器件	1
Changes from Revision A (July 2012) to Revision B	Page
• 将 TPS7A47 改为 TPS7A4700	1
• 将 TPS7A4701 和 TPS7A4702 预览器件添加到数据表中	1
• 更改了标题页图表	1
• Added FB to SENSE pin in Functional Block Diagram	5
• Added device names to Figure 24	10
• Added new paragraph after Table 1	11
• Added new Table 2	11
• Added <i>Adjustable Operation</i> section	11
Changes from Original (June 2012) to Revision A	Page
• 已移动到全生产数据 (在整个文档中进行更改)	1

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS7A4700RGWR	ACTIVE	VQFN	RGW	20	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PXSQ	Samples
TPS7A4700RGWT	ACTIVE	VQFN	RGW	20	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PXSQ	Samples
TPS7A4701RGWR	ACTIVE	VQFN	RGW	20	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	7A4701	Samples
TPS7A4701RGWT	ACTIVE	VQFN	RGW	20	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	7A4701	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBsolete: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS7A4700RGWR	VQFN	RGW	20	3000	330.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2
TPS7A4700RGWT	VQFN	RGW	20	250	180.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2

TAPE AND REEL BOX DIMENSIONS




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS7A4700RGWR	VQFN	RGW	20	3000	367.0	367.0	35.0
TPS7A4700RGWT	VQFN	RGW	20	250	210.0	185.0	35.0

RGW (S-PVQFN-N20)

PLASTIC QUAD FLATPACK NO-LEAD



4204100/C 07/11


- NOTES:
- All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5-1994.
 - This drawing is subject to change without notice.
 - Quad Flat pack, No-leads (QFN) package configuration
 - The package thermal pad must be soldered to the board for thermal and mechanical performance.
 - See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
 - Falls within JEDEC MO-220.

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View


Exposed Thermal Pad Dimensions

4206352-2/K 12/12

NOTE: All linear dimensions are in millimeters

RGW (S-PVQFN-N20)

PLASTIC QUAD FLATPACK NO-LEAD



- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Publication IPC-7351 is recommended for alternate designs.
 - D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <<http://www.ti.com>>.
 - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
 - F. Customers should contact their board fabrication site for solder mask tolerances.

重要声明

德州仪器(TI) 及其下属子公司有权根据 JESD46 最新标准, 对所提供的产品和服务进行更正、修改、增强、改进或其它更改, 并有权根据 JESD48 最新标准中止提供任何产品和服务。客户在下订单前应获取最新的相关信息, 并验证这些信息是否完整且是最新的。所有产品的销售都遵循在订单确认时所提供的TI 销售条款与条件。

TI 保证其所销售的组件的性能符合产品销售时 TI 半导体产品销售条件与条款的适用规范。仅在 TI 保证的范围内, 且 TI 认为 有必要时才会使用测试或其它质量控制技术。除非适用法律做出了硬性规定, 否则没有必要对每种组件的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用 TI 组件的产品和应用自行负责。为尽量减小与客户产品和应用相关的风险, 客户应提供充分的设计与操作安全措施。

TI 不对任何 TI 专利权、版权、屏蔽作品权或其它与使用了 TI 组件或服务的组合设备、机器或流程相关的 TI 知识产权中授予 的直接或隐含权限作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息, 不能构成从 TI 获得使用这些产品或服务 的许可、授权、或认可。使用此类信息可能需要获得第三方的专利权或其它知识产权方面的许可, 或是 TI 的专利权或其它 知识产权方面的许可。

对于 TI 的产品手册或数据表中 TI 信息的重要部分, 仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况 下才允许进行复制。TI 对此类篡改过的文件不承担任何责任或义务。复制第三方的信息可能需要服从额外的限制条件。

在转售 TI 组件或服务时, 如果对该组件或服务参数的陈述与 TI 标明的参数相比存在差异或虚假成分, 则会失去相关 TI 组件 或服务的所有明示或暗示授权, 且这是不正当的、欺诈性商业行为。TI 对任何此类虚假陈述均不承担任何责任或义务。

客户认可并同意, 尽管任何应用相关信息或支持仍可能由 TI 提供, 但他们将独力负责满足与其产品及其应用中使用的 TI 产品 相关的所有法律、法规和安全相关要求。客户声明并同意, 他们具备制定与实施安全措施所需的全部专业技术和知识, 可预见 故障的危险后果、监测故障及其后果、降低有可能造成人身伤害的故障的发生机率并采取适当的补救措施。客户将全额赔偿因 在此类安全关键应用中使用任何 TI 组件而对 TI 及其代理造成的任何损失。

在某些场合中, 为了推进安全相关应用有可能对 TI 组件进行特别的促销。TI 的目标是利用此类组件帮助客户设计和创立其特 有的可满足适用的功能安全性标准 and 要求的终端产品解决方案。尽管如此, 此类组件仍然服从这些条款。

TI 组件未获得用于 FDA Class III (或类似的生命攸关医疗设备) 的授权许可, 除非各方授权官员已经达成了专门管控此类使 用的特别协议。

只有那些 TI 特别注明属于军用等级或“增强型塑料”的 TI 组件才是设计或专门用于军事/航空应用或环境的。购买者认可并同 意, 对并非指定面向军事或航空航天用途的 TI 组件进行军事或航空航天方面的应用, 其风险由客户单独承担, 并且由客户独 力负责满足与此类使用相关的所有法律和法规要求。

TI 已明确指定符合 ISO/TS16949 要求的产品, 这些产品主要用于汽车。在任何情况下, 因使用非指定产品而无法达到 ISO/TS16949 要 求, TI 不承担任何责任。

	产品		应用
数字音频	www.ti.com.cn/audio	通信与电信	www.ti.com.cn/telecom
放大器和线性器件	www.ti.com.cn/amplifiers	计算机及周边	www.ti.com.cn/computer
数据转换器	www.ti.com.cn/dataconverters	消费电子	www.ti.com.cn/consumer-apps
DLP® 产品	www.dlp.com	能源	www.ti.com.cn/energy
DSP - 数字信号处理器	www.ti.com.cn/dsp	工业应用	www.ti.com.cn/industrial
时钟和计时器	www.ti.com.cn/clockandtimers	医疗电子	www.ti.com.cn/medical
接口	www.ti.com.cn/interface	安防应用	www.ti.com.cn/security
逻辑	www.ti.com.cn/logic	汽车电子	www.ti.com.cn/automotive
电源管理	www.ti.com.cn/power	视频和影像	www.ti.com.cn/video
微控制器 (MCU)	www.ti.com.cn/microcontrollers		
RFID 系统	www.ti.com.cn/rfidsys		
OMAP应用处理器	www.ti.com.cn/omap		
无线连通性	www.ti.com.cn/wirelessconnectivity	德州仪器在线技术支持社区	www.deyisupport.com

邮寄地址: 上海市浦东新区世纪大道1568号, 中建大厦32楼邮政编码: 200122
Copyright © 2014, 德州仪器半导体技术(上海)有限公司