

### Features

- 2A Maximum Output Current
- Tiny 0.47uH Chip Inductor
- Excellent Transient Response
- Input Voltage: 2.7V to 5.5V
- Fixed or Adjustable Output Voltage  
Options:  
- Fixed Output Voltage: 1.2V  
- Adjustable Output Voltage: 1.0V to Vin
- High Efficiency with 3MHz Switching Frequency
- 55uA No Load Quiescent Current
- 100% Duty Cycle Low-Dropout Operation
- Internal Soft Start
- Over-Temperature and Current Limit Protection
- <1uA Shutdown Current
- -40°C to 85°C Temperature Range
- Pb-Free/Halogen Free Package
- RoHS/REACH Compliant

### Applications

- Cellular Phone
- Digital Cameras
- Hard Disk Drives
- MP3 Players
- PDAs and Handheld Computers
- Portable Media Players
- USB Devices
- Wireless Network Cards

### General Description

The PAM2321 is a 2A step-down converter with a typical input voltage of 3.3V and a fixed output voltage of 1.2V or an adjustable output. The 3MHz switching frequency enables the use of small external components. The ultra-small 3mm x 3mm footprint and high efficiency make the PAM2321 an ideal choice for portable applications.

The PAM2321 delivers 2A maximum output current while consuming only 55uA no-load quiescent current. Low RDS(ON) integrated MOSFETs and 100% duty cycle operation make the PAM2321 the ideal choice for high output voltage, high current applications which require a low dropout threshold.


The PAM2321 provides excellent transient response and output accuracy across the operating range.

The PAM2321 maintains high efficiency throughout the load range. The PAM2321 automatically optimizes efficiency during light load mode (PSM) and maintains constant frequency and low output ripple during PWM mode.

Over-temperature and short circuit protection safeguard the PAM2321 and system components from damage.


The PAM2321 are available in Pb-free, ultra-small, low profile, TDFN3X3-10 packages. The product is rated over a temperature range of -40°C to 85°C.

### Typical Application




$$V_{out} = 0.6 * (1 + R1/R2)$$

### Block Diagram



### Pin Configuration & Marking Information





### Pin Description

Name	Function
PGND	Main power ground return pin. Connect to the output and input capacitor return.
PVIN	Input power supply tied to the source of the high side P-channel MOSFET.
VIN	Power supply; supplies power for the internal circuitry.
FB	Feedback input pin. This pin is connected directly to the converter output for the 1.2V fixed output version, or connected to an external resistor divider for the adjustable output version.
AGND	Analog ground. This pin is internally connected to the analog ground of the control circuitry.
EN	Enable pin. A logic low disables the converter and it consumes less than 1 $\mu$ A of current. When connected high, it resumes normal operation.
SW	Switching node. Connect the inductor to this pin. It is internally connected to the drain of both high and low side MOSFETs.
EP	Exposed pad of the package provides both electrical contact to the ground and good thermal contact to the PCB. This pad must be soldered to the PCB for proper operation.

### Absolute Maximum Ratings

These are stress ratings only and functional operation is not implied. Exposure to absolute maximum ratings for prolonged time periods may affect device reliability. All voltages are with respect to ground.

Input Voltage.....	-0.3V to 6.5V	Junction Temperature.....	150°C
EN, FB Pin Voltage.....	-0.3V to $V_{IN}$	Storage Temperature Range.....	-65°C to 150°C
SW Pin Voltage.....	-0.3V to ( $V_{IN}+0.3V$ )	Soldering Temperature.....	300°C, 5sec

### Recommended Operating Conditions

Supply Voltage.....	2.5V to 5.5V	Junction Temperature Range.....	-40°C to 125°C
Operation Temperature Range.....	-40°C to 85°C		

### Thermal Information

Parameter	Symbol	Package	Maximum	Unit
Thermal Resistance (Junction to Case)	$\theta_{JC}$	TDFN3X3-10	8.5	°C/W
Thermal Resistance (Junction to Ambient)	$\theta_{JA}$	TDFN3X3-10	60	
Internal Power Dissipation	$P_D$	TDFN3X3-10	1.66	W









### Electrical Characteristic

$T_A=25^{\circ}\text{C}$ ,  $V_{IN}=3.3\text{V}$ ,  $V_{out}=1.2\text{V}$ ,  $C_{IN}=10\mu\text{F}$ ,  $C_O=10\mu\text{F}$ ,  $L=0.47\mu\text{H}$ , unless otherwise noted.

PARAMETER	SYMBOL	Test Conditions	MIN	TYP	MAX	UNITS	
Input Voltage Range	$V_{IN}$		2.7	3.3	5.5	V	
UVLO Threshold	$V_{UVLO}$	$V_{IN}$ Rising		2.6	2.7	V	
		Hysteresis		250		mV	
		$V_{IN}$ Falling	2			V	
Output Voltage Range	$V_{out}$		1	1.2	$V_{in}$	V	
Output Voltage Accuracy	$V_{out}$	$I_O=100\text{mA}$	-3.0		+3.0	%	
Regulated Feedback Voltage	$V_{FB}$	No Load	0.588	0.60	0.612	V	
PMOS Current Limit	$I_{LIM}$			3.0		A	
Output Voltage Line Regulation	LNR	$V_{IN} = 3.3\text{V to }4\text{V}$		0.3		%/V	
Output Voltage Load Regulation	LDR	$I_O=1\text{mA to }2\text{A}$		1		%/A	
Quiescent Current	$I_Q$	No load		55	90	$\mu\text{A}$	
Shutdown Current	$I_{SD}$	$V_{EN} = 0\text{V}$			1	$\mu\text{A}$	
Oscillator Frequency	$f_{OSC}$			3		MHz	
Drain-Source On-State Resistance	$R_{DS(ON)}$	$I_{DS}=100\text{mA}$	P MOSFET		130		$\text{m}\Omega$
			N MOSFET		90		$\text{m}\Omega$
SW Leakage Current	$I_{LSW}$				1	$\mu\text{A}$	
Start-up Time	$T_S$			200		$\mu\text{s}$	
PSM Threshold	$I_{TH}$	$V_{in}=3.3\text{V}, V_o=1.2\text{V}$		200		mA	
EN Threshold High	$V_{EH}$		1.4			V	
EN Threshold Low	$V_{EL}$				0.4	V	
EN Leakage Current	$I_{EN}$			$\pm 0.01$		$\mu\text{A}$	
Over Temperature Protection	OTP			150		$^{\circ}\text{C}$	
OTP Hysteresis	OTH			30		$^{\circ}\text{C}$	





## Typical Performance Characteristics

$T_A=25^\circ\text{C}$ ,  $C_{IN}=10\mu\text{F}$ ,  $C_O=10\mu\text{F}$ ,  $L=0.47\mu\text{H}$ , unless otherwise noted.




## Typical Performance Characteristics

$T_A=25^\circ\text{C}$ ,  $C_{IN}=10\mu\text{F}$ ,  $C_O=10\mu\text{F}$ ,  $L=0.47\mu\text{H}$ , unless otherwise noted.




### Load Transient

$I_o=0\sim 2\text{A}$ ,  $V_o=1.2\text{V}$ ,  $V_{in}=3.3\text{V}$



### Load Transient

$I_o=0\sim 2\text{A}$ ,  $V_o=3.3\text{V}$ ,  $V_{in}=5\text{V}$



## Application Information

The basic PAM2321 application circuit is shown in Page 1. External component selection is determined by the load requirement, selecting L first and then C<sub>in</sub> and C<sub>out</sub>.

### Inductor Selection

For most applications, the value of the inductor will fall in the range of 1μH to 4.7μH. Its value is chosen based on the desired ripple current. Large value inductors lower ripple current and small value inductors result in higher ripple currents. Higher V<sub>in</sub> or V<sub>out</sub> also increases the ripple current as shown in equation 2.0 A reasonable starting point for setting ripple current is ΔI<sub>L</sub> = 800mA (40% of 2A).

$$\Delta I_L = \frac{1}{(f)(L)} V_{OUT} \left( 1 - \frac{V_{OUT}}{V_{IN}} \right) \quad (1)$$

The DC current rating of the inductor should be at least equal to the maximum load current plus half the ripple current to prevent core saturation. Thus, a 2.8A rated inductor should be enough for most applications (2A + 800mA). For better efficiency, choose a low DC-resistance inductor.

### C<sub>in</sub> and C<sub>out</sub> Selection

In continuous mode, the source current of the top MOSFET is a square wave of duty cycle V<sub>out</sub>/V<sub>in</sub>. To prevent large voltage transients, a low ESR input capacitor sized for the maximum RMS current must be used. The maximum RMS capacitor current is given by:

$$C_{IN} \text{ required } I_{RMS} \cong I_{OMAX} \frac{[V_{OUT}(V_{IN} - V_{OUT})]^{1/2}}{V_{IN}}$$

This formula has a maximum at V<sub>in</sub> = 2V<sub>out</sub>, where I<sub>RMS</sub> = I<sub>OUT</sub>/2. This simple worst-case condition is commonly used for design because even significant deviations do not offer much relief. Note that the capacitor manufacturer's ripple current ratings are often based on 2000 hours of life. This makes it advisable to further derate the capacitor, or choose a capacitor rated at a higher temperature than required. Consult the manufacturer if there is any question.

The selection of C<sub>out</sub> is driven by the required effective series resistance (ESR).

Typically, once the ESR requirement for C<sub>out</sub> has been met, the RMS current rating generally far exceeds the I<sub>ripple</sub>(P-P) requirement. The

output ripple ΔV<sub>out</sub> is determined by:

$$\Delta V_{OUT} \cong V_{IL} \left( ESR + \frac{1}{8fC_{OUT}} \right)$$

Where f = operating frequency, C<sub>out</sub> = output capacitance and ΔI<sub>L</sub> = ripple current in the inductor. For a fixed output voltage, the output ripple is highest at maximum input voltage since ΔI<sub>L</sub> increases with input voltage.

### Using Ceramic Input and Output Capacitors

Higher values, lower cost ceramic capacitors are now becoming available in smaller case sizes. Their high ripple current, high voltage rating and low ESR make them ideal for switching regulator applications. Using ceramic capacitors can achieve very low output ripple and small circuit size.

When choosing the input and output ceramic capacitors, choose the X5R or X7R dielectric formulations. These dielectrics have the best temperature and voltage characteristics of all the ceramics for a given value and size.

### Thermal consideration

Thermal protection limits power dissipation in the PAM2321. When the junction temperature exceeds 150°C, the OTP (Over Temperature Protection) starts the thermal shutdown and turns the pass transistor off. The pass transistor resumes operation after the junction temperature drops below 120°C.

For continuous operation, the junction temperature should be maintained below 125°C. The power dissipation is defined as:

$$P_D = I_O^2 \frac{V_O R_{DS(ON)H} + (V_{IN} - V_O) R_{DS(ON)L}}{V_{IN}} + (t_{SW} F_S I_O + I_Q) V_{IN}$$

I<sub>o</sub> is the step-down converter quiescent current. The term t<sub>sw</sub> is used to estimate the full load step-down converter switching losses.

For the condition where the step-down converter is in dropout at 100% duty cycle, the total device dissipation reduces to:

$$P_D = I_O^2 R_{DS(ON)H} + I_Q V_{IN}$$

Since  $R_{DS(ON)}$ , quiescent current, and switching losses all vary with input voltage, the total losses should be investigated over the complete input voltage range. The maximum power dissipation depends on the thermal resistance of IC package, PCB layout, the rate of surrounding airflow and temperature difference between junction and ambient. The maximum power dissipation can be calculated by the following formula:

$$P_D = \frac{T_{J(MAX)} - T_A}{\theta_{JA}}$$

Where  $T_{J(max)}$  is the maximum allowable junction temperature  $125^{\circ}C$ .  $T_A$  is the ambient temperature and  $\theta_{JA}$  is the thermal resistance from the junction to the ambient. Based on the standard JEDEC for a two layers thermal test board, the thermal resistance  $\theta_{JA}$  of TDFN3X3 package is  $60^{\circ}C/W$  and DFN3X3 is  $68.5^{\circ}C/W$ , respectively. The maximum power dissipation at  $T_A = 25^{\circ}C$  can be calculated by following formula:

$$P_D = (125^{\circ}C - 25^{\circ}C) / 60^{\circ}C/W = 1.66W$$

$$P_D = (125^{\circ}C - 25^{\circ}C) / 68.5^{\circ}C/W = 1.46W$$

### Setting the Output Voltage

The internal reference is 0.6V (Typical). The output voltage is calculated as below:  
The output voltage is given by Table 1.

$$V_O = 0.6 \times \left( 1 + \frac{R1}{R2} \right)$$

**Table 1:** Resistor selection for output voltage setting

Vo	R1	R2
1.2V	100k	100k
1.5V	150k	100k
1.8V	200k	100k
2.5V	380k	120k
3.3V	540k	120k

### Pulse Skipping Mode (PSM) Description

When load current decreases, the peak switch current in Power-PMOS will be lower than skip current threshold and the device will enter into Pulse Skipping Mode.

In this mode, the device has two states, working state and idle state. First, the device enters into working state controlled by internal error

amplifier. When the feedback voltage gets higher than internal reference voltage, the device will enter into low  $I_O$  idle state with most of internal blocks disabled. The output voltage will be reduced by loading or leakage current. When the feedback voltage gets lower than the internal reference voltage, the converter will start a working state again.

### 100% Duty Cycle Operation

As the input voltage approaches the output voltage, the converter turns the P-channel transistor continuously on. In this mode the output voltage is equal to the input voltage minus the voltage drop across the P - channel transistor:

$$V_{OUT} = V_{IN} - I_{LOAD} (R_{dson} + R_L)$$

where  $R_{dson}$  = P-channel switch ON resistance,  $I_{LOAD}$  = Output current,  $R_L$  = Inductor DC resistance

### UVLO and Soft-Start

The reference and the circuit remain reset until the VIN crosses its UVLO threshold.

The PAM2321 has an internal soft-start circuit that limits the in-rush current during start-up. This prevents possible voltage drops of the input voltage and eliminates the output voltage overshoot.

### Short Circuit Protection

When the converter output is shorted or the device is overloaded, each high-side MOSFET current-limit event (3A typ) turns off the high-side MOSFET and turns on the low-side MOSFET. A internal counter is used to count the each current-limit event. The counter is reset after consecutive high-side MOSFETs turn on without reaching current limit. If the current-limit condition persists, the counter fills up. The control logic then stops both high-side and low-side MOSFETs and waits for a hiccup period, before attempting a new soft-start sequence. The counter bits is decided by Vfb voltage. If  $V_{fb} \leq 0.2$ , the counter is 3-bit counter; if  $V_{fb} > 0.2$  the counter is 6-bit counter. The typical hiccup made duty cycle is 1.7%. The hiccup mode is disable during soft-start time.

### Thermal Shutdown

When the die temperature exceeds  $150^{\circ}C$ , a reset occurs and the reset remains until the temperature decrease to  $120^{\circ}C$ , at which time the circuit can be restarted.




### PCB Layout Check List

When laying out the printed circuit board, the following checklist should be used to ensure proper operation of the PAM2321. Check the following in your layout:

1. The input capacitor should be close to IC as close as possible.
2. Must put a small decoupling capacitor between Vin Pin and AGND Pin.
3. Minimize the switching loop area to avoid excessive switching noise.
4. AGND and PGND should connect at input capacitor GND.
5. For the good thermal dissipation, PAM2321 has a heat dissipate pad in the bottom side, it should be soldered to PCB surface. For the copper area can't be large in the component side, so we can use multiple vias connect to other side of the PCB.

## Ordering Information

PAM 2321 X X X xxx




Pin Configuration	Package Type	Number of Pins	Output Voltage
A Type	Y: TDFN3X3-10	M: 10	ADJ: Adjustable(0.6V)

Part Number	Marking	Package Type	Standard Package
PAM2321AYMADJ	P2321A XXXYW	TDFN3X3-10	3,000 Units/Tape & Reel

## Outline Dimensions

### TDFN3X3-10



SYMBOL	DIMENSION (MM)		
	MIN.	NOM.	MAX.
A	0.70	0.75	0.80
A1	0.00	0.02	0.05
A3	0.203 REF		
b	0.18	0.25	0.30
D	2.90	3.00	3.10
D1	2.10	2.20	2.30
E	2.90	3.00	3.10
E1	1.10	1.20	1.30
L	0.45	0.55	0.65
$\sqrt{e}$	0.50 BASIC		
$\sqrt{e1}$	2.00 BASIC		
y	0		0.08