# **Triacs** Silicon Bidirectional Thyristors

Designed for high performance full-wave ac control applications where high noise immunity and high commutating di/dt are required.

### Features

- Blocking Voltage to 800 V
- On-State Current Rating of 8 A RMS at 80°C
- Uniform Gate Trigger Currents in Three Quadrants
- High Immunity to  $dV/dt 2000 V/\mu s$  minimum at  $125^{\circ}C$
- Minimizes Snubber Networks for Protection
- Industry Standard TO-220AB Package
- High Commutating dI/dt 1.5 A/ms minimum at 125°C
- Internally Isolated (2500 V<sub>RMS</sub>)
- These are Pb-Free Devices

### MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
$\begin{array}{l} \mbox{Peak Repetitive Off-State Voltage (Note 1)} \\ (T_J = -40 \mbox{ to } 125^{\circ}\mbox{C}, \mbox{ Sine Wave}, \\ 50 \mbox{ to } 60 \mbox{ Hz}, \mbox{ Gate Open} \\ \mbox{BTA08-600BW3G} \\ \mbox{BTA08-800BW3G} \end{array}$	V <sub>DRM,</sub> V <sub>RRM</sub>	600 800	V
On-State RMS Current (Full Cycle Sine Wave, 60 Hz, T <sub>C</sub> = 80°C)	I <sub>T(RMS)</sub>	8.0	A
Peak Non-Repetitive Surge Current (One Full Cycle Sine Wave, 60 Hz, $T_{C} = 25^{\circ}$ C)	I <sub>TSM</sub>	90	A
Circuit Fusing Consideration (t = 8.3 ms)	l <sup>2</sup> t	36	A <sup>2</sup> sec
Non-Repetitive Surge Peak Off-State Voltage ( $T_J$ = 25°C, t = 10ms)	V <sub>DSM/</sub> V <sub>RSM</sub>	V <sub>DSM/</sub> V <sub>RSM</sub> +100	V
Peak Gate Current (T <sub>J</sub> = 125 $^{\circ}$ C, t = 20ms)	I <sub>GM</sub>	4.0	А
Peak Gate Power (Pulse Width $\leq$ 1.0 $\mu$ s, T <sub>C</sub> = 80°C)	P <sub>GM</sub>	20	W
Average Gate Power (T <sub>J</sub> = $125^{\circ}$ C)	P <sub>G(AV)</sub>	1.0	W
Operating Junction Temperature Range	TJ	-40 to +125	°C
Storage Temperature Range	T <sub>stg</sub>	-40 to +150	°C
RMS Isolation Voltage (t = 300 ms, R.H. $\leq$ 30%, T <sub>A</sub> = 25°C)	V <sub>iso</sub>	2500	V

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.


 V<sub>DRM</sub> and V<sub>RRM</sub> for all types can be applied on a continuous basis. Blocking voltages shall not be tested with a constant current source such that the voltage ratings of the devices are exceeded.



## **ON Semiconductor®**

http://onsemi.com

# TRIACS 8 AMPERES RMS 600 thru 800 VOLTS



PIN ASSIGNMENT				
1	Main Terminal 1			
2	Main Terminal 2			
3	Gate			
4	No Connection			

### **ORDERING INFORMATION**

Device	Package	Shipping
BTA08-600BW3G	TO-220AB (Pb-Free)	50 Units / Rail
BTA08-800BW3G	TO-220AB (Pb-Free)	50 Units / Rail

\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### THERMAL CHARACTERISTICS

Characteristic	Symbol	Value	Unit
Thermal Resistance, Junction-to-Case (AC) Junction-to-Ambient	$R_{ heta JC} \ R_{ heta JA}$	2.5 63	°C/W
Maximum Lead Temperature for Soldering Purposes 1/8" from Case for 10 seconds	TL	260	°C


**ELECTRICAL CHARACTERISTICS** ( $T_J$  = 25°C unless otherwise noted; Electricals apply in both directions)

Characteristic			Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Peak Repetitive Blocking Current ( $V_D$ = Rated $V_{DRM}$ , $V_{RRM}$ ; Gate Open)	T <sub>J</sub> = 25°C T <sub>J</sub> = 125°C	I <sub>DRM</sub> , I <sub>RRM</sub>			0.005 2.0	mA
ON CHARACTERISTICS						
Peak On-State Voltage (Note 2) $(I_{TM} = \pm 11 \text{ A Peak})$		V <sub>TM</sub>	-	-	1.55	V
Gate Trigger Current (Continuous dc) (V <sub>D</sub> = 12 V, R <sub>L</sub> = 30 $\Omega$ ) MT2(+), G(+) MT2(+), G(-) MT2(-), G(-)		I <sub>GT</sub>	2.5 2.5 2.5	_ _ _	50 50 50	mA
Holding Current ( $V_D$ = 12 V, Gate Open, Initiating Current = ±100 mA)		Ι <sub>Η</sub>	-	-	60	mA
Latching Current (V <sub>D</sub> = 12 V, $I_G$ = 60 mA) MT2(+), G(+) MT2(+), G(-) MT2(-), G(-)		ΙL	- - -	_ _ _	70 90 70	mA
Gate Trigger Voltage (V <sub>D</sub> = 12 V, R <sub>L</sub> = 30 $\Omega$ ) MT2(+), G(+) MT2(+), G(-) MT2(-), G(-)		V <sub>GT</sub>	0.5 0.5 0.5		1.7 1.1 1.1	V
Gate Non-Trigger Voltage ( $T_J = 125^{\circ}C$ ) MT2(+), G(+) MT2(+), G(-) MT2(-), G(-)		V <sub>GD</sub>	0.2 0.2 0.2	- - -	- - -	V
DYNAMIC CHARACTERISTICS						
Rate of Change of Commutating Current, See Figure 10. (Gate Open, $T_J$ = 125°C, No Snubber)		(dl/dt) <sub>c</sub>	1.5	-	-	A/ms
Critical Rate of Rise of On–State Current $(T_J = 125^{\circ}C, f = 120 \text{ Hz}, I_G = 2 \text{ x } I_{GT}, tr \le 100 \text{ ns})$		dl/dt	-	-	50	A/μs
Critical Rate of Rise of Off-State Voltage (V <sub>D</sub> = 0.66 x V <sub>DRM</sub> , Exponential Waveform, Gate Open, T <sub>J</sub> = 125°C)			2000	_	-	V/µs


2. Indicates Pulse Test: Pulse Width  $\leq$  2.0 ms, Duty Cycle  $\leq$  2%.

### Voltage Current Characteristic of Triacs (Bidirectional Device)

Symbol	Parameter
V <sub>DRM</sub>	Peak Repetitive Forward Off State Voltage
I <sub>DRM</sub>	Peak Forward Blocking Current
V <sub>RRM</sub>	Peak Repetitive Reverse Off State Voltage
I <sub>RRM</sub>	Peak Reverse Blocking Current
V <sub>TM</sub>	Maximum On State Voltage
I <sub>H</sub>	Holding Current





### **Quadrant Definitions for a Triac**



All polarities are referenced to MT1.

With in-phase signals (using standard AC lines) quadrants I and III are used.








Note: Component values are for verification of rated (di/dt)<sub>c</sub>. See AN1048 for additional information.

Figure 8. Simplified Test Circuit to Measure the Critical Rate of Rise of Commutating Current (di/dt)c

#### PACKAGE DIMENSIONS







#### NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

2. CONTROLLING DIMENSION: INCH.

 DIMENSION Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED.

	INCHES		MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.570	0.620	14.48	15.75
В	0.380	0.405	9.66	10.28
С	0.160	0.190	4.07	4.82
D	0.025	0.035	0.64	0.88
F	0.142	0.147	3.61	3.73
G	0.095	0.105	2.42	2.66
Η	0.110	0.155	2.80	3.93
J	0.014	0.022	0.36	0.55
κ	0.500	0.562	12.70	14.27
L	0.045	0.060	1.15	1.52
Ν	0.190	0.210	4.83	5.33
Q	0.100	0.120	2.54	3.04
R	0.080	0.110	2.04	2.79
S	0.045	0.055	1.15	1.39
Т	0.235	0.255	5.97	6.47
U	0.000	0.050	0.00	1.27
۷	0.045		1.15	
Ζ		0.080		2.04

STYLE 12:

PIN 1. MAIN TERMINAL 1 2. MAIN TERMINAL 2

3. GATE

4. NOT CONNECTED

ON Semiconductor and IIIII are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death agsociated with such unintended or unauthorized use payers and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death agsociated with such unintended or unauthorized use ports and sensonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death agsociated with such unintended or unauthorized use ports and sensonable attorney fees arising in out of, the payt. SCILLC is an Equal Opportunit//Affirma

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81–3–5773–3850 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative