











INA181-Q1, INA2181-Q1, INA4181-Q1

ZHCSI40B - APRIL 2018 - REVISED MARCH 2019

INAx181-Q1 汽车双向低侧和高侧电压输出 电流感应放大器

1 特性

- 符合面向汽车应用的 AEC-Q100 标准
 - 温度等级 1: -40°C ≤ T_A ≤ +125°C
 - HBM ESD 分类等级 2
 - CDM ESD 分类等级 C6
- 共模范围 (V_{CM}): -0.2V 至 +26V
- 高带宽: 350kHz(A1器件)
- 偏移电压:
 - ±150μV (最大值), V_{CM} = 0V
 - ±500µV(最大值), V_{CM} = 12V
- 输出压摆率: 2V/µs
- 双向电流感应功能
- 精度:
 - ±1% 增益误差(最大值)
 - 1µV/°C 温漂(最大值)
- 增益选项:
 - 20V/V (A1 器件)
 - 50V/V (A2 器件)
 - 100V/V (A3 器件)
 - 200V/V (A4 器件)
- 瞬态电流:最大为 260µA (INA181-Q1)

2 应用

- 电机控制
- 电池监控
- 电源管理
- 照明控制
- 过流检测

3 说明

INA181-Q1、INA2181-Q1 和 INA4181-Q1 (INAx181-Q1) 电流检测放大器专为经成本优化的 解决方案而设计。这些器件是一系列双向电流检测放大器(也称为电流分流监控器),可在独立于电源电压的 -0.2V 至+26V 范围内的共模电压中感测电流检测电阻器上的压降。INAx181-Q1 系列集成有一个匹配的电阻器增益网络,具有四个固定增益器件选项: 20V/V、50V/V、100V/V或 200V/V。该匹配增益电阻器网络可最大限度地减小增益误差并降低温漂。

这些器件由 2.7V 至 5.5V 单电源供电。单通道 INA181-Q1 消耗的最大电源电流为 260μA;而双通道 INA2181-Q1 消耗的最大电源电流为 500μA,四通道 INA4181-Q1 消耗的最大电源电流为 900μA。


INA181-Q1 可提供 6 引脚 SOT-23 封装。INA2181-Q1 可提供 10 引脚 VSSOP 封装。INA4181-Q1 可提供 20 引脚 TSSOP 封装。所有器件选项的额定扩展工作温度范围均为 -40°C 至 +125°C。

器件信息⁽¹⁾

器件型号	封装	封装尺寸 (标称值)
INA181-Q1	SOT-23 (6)	2.90mm × 1.60mm
INA2181-Q1	VSSOP (10)	3.00mm × 3.00mm
INA4181-Q1	TSSOP (20)	6.50mm × 4.40mm

(1) 如需了解所有可用封装,请参阅产品说明书末尾的封装选项附录。

典型应用电路



1



目录

1	特性 1	9	Application and Implementation	22
2	应用 1		9.1 Application Information	22
3	说明1		9.2 Typical Application	29
4	修订历史记录 2	10	Power Supply Recommendations	31
5	Device Comparison Table3		10.1 Common-Mode Transients Greater Than 26 V	31
6	Pin Configuration and Functions3	11	Layout	32
7	Specifications6		11.1 Layout Guidelines	32
	7.1 Absolute Maximum Ratings 6		11.2 Layout Example	32
	7.2 ESD Ratings	12	器件和文档支持	35
	7.3 Recommended Operating Conditions		12.1 器件支持	35
	7.4 Thermal Information6		12.2 文档支持	
	7.5 Electrical Characteristics		12.3 相关链接	
	7.6 Typical Characteristics		12.4 接收文档更新通知	
8	Detailed Description 15		12.5 社区资源	
	8.1 Overview		12.6 商标	
	8.2 Functional Block Diagrams		12.7 静电放电警告	
	8.3 Feature Description		12.8 术语表	
	8.4 Device Functional Modes	13	机械、封装和可订购信息	36

4 修订历史记录

注: 之前版本的页码可能与当前版本有所不同。

Changes from Revision A (July 2018) to Revision BPage• 已更改 将 INA181-Q1 器件从预览更改为生产数据(有效)1• 已添加 new paragraph regarding phase reversal to end of Input Differential Overload section20• 已更改 Figure 57 to fix pin number typos32• 已更改 Figure 58 to fix pin number typos33Changes from Original (April 2018) to Revision APage


O.	nanges from Original (April 2010) to Nevision A	ı aş
•	已更改 将 INA4181-Q1 器件从预览更改为生产数据(有效)	
•	Changed instances of INAx180 to INAx181 in Pin Configurations and Functions (typos)	



5 Device Comparison Table

PRODUCT	NUMBER OF CHANNELS	GAIN (V/V)
INA181A1-Q1	1	20
INA181A2-Q1	1	50
INA181A3-Q1	1	100
INA181A4-Q1	1	200
INA2181A1-Q1	2	20
INA2181A2-Q1	2	50
INA2181A3-Q1	2	100
INA2181A4-Q1	2	200
INA4181A1-Q1	4	20
INA4181A2-Q1	4	50
INA4181A3-Q1	4	100
INA4181A4-Q1	4	200


6 Pin Configuration and Functions



Pin Functions: INA181-Q1 (Single Channel)

P	IN	TYPE	DESCRIPTION		
NAME			DESCRIPTION		
GND	2	Analog	Ground		
IN-	4	Analog input	Current-sense amplifier negative input. For high-side applications, connect to load side of sense resistor. For low-side applications, connect to ground side of sense resistor.		
IN+	3	Analog input	Current-sense amplifier positive input. For high-side applications, connect to busvoltage side of sense resistor. For low-side applications, connect to load side of sense resistor.		
OUT	1	Analog output	Output voltage		
REF	5	Analog input	Reference input		
VS	6	Analog	Power supply, 2.7 V to 5.5 V		





Pin Functions: INA2181-Q1 (Dual Channel) and INA4181-Q1 (Quad Channel)

	PIN		,		
NAME	INA2181-Q1	INA4181-Q1	TYPE	DESCRIPTION	
GND	4	16	Analog	Ground	
IN-1	2	3	Analog input	Current-sense amplifier negative input for channel 1. For high-side applications, connect to load side of channel-1 sense resistor. For low-side applications, connect to ground side of channel-1 sense resistor.	
IN+1	3	4	Analog input	Current-sense amplifier positive input for channel 1. For high-side applications, connect to bus-voltage side of channel-1 sense resistor. For low-side applications, connect to load side of channel-1 sense resistor.	
IN-2	8	7	Analog input	Current-sense amplifier negative input for channel 2. For high-side applications, connect to load side of channel-2 sense resistor. For low-side applications, connect to ground side of channel-2 sense resistor.	
IN+2	7	6	Analog input	Current-sense amplifier positive input for channel 2. For high-side applications, connect to bus-voltage side of channel-2 sense resistor. For low-side applications, connect to load side of channel-2 sense resistor.	
IN-3	_	14	Analog input	Current-sense amplifier negative input for channel 3. For high-side applications, connect to load side of channel-3 sense resistor. For low-side applications, connect to ground side of channel-3 sense resistor.	
IN+3	_	15	Analog input	Current-sense amplifier positive input for channel 3. For high-side applications, connect to bus-voltage side of channel-3 sense resistor. For low-side applications, connect to load side of channel-3 sense resistor.	
IN-4	_	18	Analog input	Current-sense amplifier negative input for channel 4. For high-side applications, connect to load side of channel-4 sense resistor. For low-side applications, connect to ground side of channel-4 sense resistor.	
IN+4	_	17	Analog input	Current-sense amplifier positive input for channel 4. For high-side applications, connect to bus-voltage side of channel-4 sense resistor. For low-side applications, connect to load side of channel-4 sense resistor.	
NC	_	10, 11	_	NC denotes no internal connection. These pins can be left floating or connected to any voltage between $V_{\rm S}$ and ground.	
OUT1	1	2	Analog output	out Channel 1 output voltage	
OUT2	9	8	Analog output	Channel 2 output voltage	
OUT3	_	13	Analog output	Channel 3 output voltage	
OUT4	_	19	Analog output	Channel 4 output voltage	





Pin Functions: INA2181-Q1 (Dual Channel) and INA4181-Q1 (Quad Channel) (continued)

	PIN		TVDE	DESCRIPTION	
NAME	INA2181-Q1	INA4181-Q1	TYPE	DESCRIPTION	
REF1	5	1	Analog input	Channel 1 reference voltage, 0 to V _S	
REF2	6	9	Analog input	Channel 2 reference voltage, 0 to V _S	
REF3	_	12	Analog input	Channel 3 reference voltage, 0 to V _S	
REF4	_	20	Analog input	Channel 4 reference voltage, 0 to V _S	
VS	10	5	Analog	Power supply pin, 2.7 V to 5.5 V	



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Supply voltage, V _S			6	V
Analog inputs, IN+, IN-(2)(3)	Differential (V _{IN+}) – (V _{IN-})	-28	28	V
Analog inputs, in+, in-	Common-mode ⁽⁴⁾	GND - 0.3	28	V
Input voltage range	at REF pin	GND - 0.3	$V_{S} + 0.3$	V
Output voltage	,	GND - 0.3	$V_{S} + 0.3$	V
Maximum output current, I _{OUT}			8	mA
Operating free-air temperature, T _A		- 55	150	°C
Junction temperature, T _J			150	°C
Storage temperature, T _{stg}		-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

			VALUE	UNIT
V	Clastroototic diacharas	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±3000	\/
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±1000	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
V_{CM}	Common-mode input voltage (IN+ and IN-)	-0.2	12	26	V
Vs	Operating supply voltage	2.7	5	5.5	V
T _A	Operating free-air temperature	-40		125	°C

7.4 Thermal Information

		INA181-Q1	INA2181-Q1	INA4181-Q1	
	THERMAL METRIC (1)	DBV (SOT-23)	DGS (VSSOP)	PW (TSSOP)	UNIT
		6 PINS	10 PINS	20 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	198.7	177.3	97.0	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	120.9	68.7	37.7	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	52.3	98.4	48.3	°C/W
ΨЈТ	Junction-to-top characterization parameter	30.3	12.6	3.6	°C/W
ΨЈВ	Junction-to-board characterization parameter	52.0	96.9	47.9	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

⁽²⁾ V_{IN+} and V_{IN-} are the voltages at the IN+ and IN- pins, respectively.

⁽³⁾ Sustained operation between 26 V and 28 V for more than a few minutes may cause permanent damage to the device.

⁽⁴⁾ Input voltage at any pin can exceed the voltage shown if the current at that pin is limited to 5 mA.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



7.5 Electrical Characteristics

at $T_A = 25$ °C, $V_S = 5$ V, $V_{REF} = V_S$ / 2, $V_{IN+} = 12$ V, and $V_{SENSE} = V_{IN+} - V_{IN-}$ (unless otherwise noted)


	PARAMETER		CONDITIONS	MIN	TYP	MAX	UNIT
INPUT							
CMRR	Common-mode rejection ratio, RTI ⁽¹⁾	$V_{IN+} = 0 \text{ V to } 2$ $T_A = -40^{\circ}\text{C to}$	26 V, V _{SENSE} = 0 mV, +125°C	84	100		dB
V	Offset valtage RTI	V _{SENSE} = 0 m\	/		±100	±500	μV
Vos	Offset voltage, RTI	V _{SENSE} = 0 m\	V, V _{IN+} = 0 V		±25	±150	μV
dV _{OS} /dT	Offset drift, RTI	V _{SENSE} = 0 m\	$/, T_A = -40^{\circ}C \text{ to } +125^{\circ}C$		0.2	1	μV/°C
PSRR	Power-supply rejection ratio, RTI	$V_S = 2.7 \text{ V to } $ $V_{SENSE} = 0 \text{ m} $	5.5 V, V _{IN+} = 12 V,		±8	±40	μV/V
	Innut high gurrent	V _{SENSE} = 0 m\	V, V _{IN+} = 0 V		-6		μΑ
I _{IB}	Input bias current	V _{SENSE} = 0 m\	/		75		μA
I _{IO}	Input offset current	V _{SENSE} = 0 m\	/		±0.05		μA
OUTPUT	•	1	1				
		A1 devices			20		V/V
_		A2 devices			50		V/V
G	Gain	A3 devices			100		V/V
		A4 devices			200		V/V
E _G	Gain error	$V_{OUT} = 0.5 \text{ V t}$ $T_A = -40^{\circ}\text{C to}$			±0.1%	±1%	
	Gain error vs temperature	$T_A = -40$ °C to	+125°C		1.5	20	ppm/°C
	Nonlinearity error	V _{OUT} = 0.5 V t	o V _S – 0.5 V		±0.01%		
	Maximum capacitive load	No sustained	oscillation		1		nF
VOLTAG	E OUTPUT (2)		1				
V _{SP}	Swing to V _S power-supply rail (3)	$R_L = 10 \text{ k}\Omega \text{ to}$	GND, $T_A = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}$		(V _S) – 0.02	$(V_S) - 0.03$	V
V_{SN}	Swing to GND ⁽³⁾	$R_L = 10 \text{ k}\Omega \text{ to}$	GND, T _A = -40°C to +125°C		(V _{GND}) + 0.0005	(V _{GND}) + 0.005	٧
FREQUE	NCY RESPONSE					•	
		A1 devices, C	_{LOAD} = 10 pF		350		kHz
		A2 devices, C	_{LOAD} = 10 pF		210		kHz
BW	Bandwidth	A3 devices, C _{LOAD} = 10 pF			150		kHz
		A4 devices, C	LOAD = 10 pF		105		kHz
SR	Slew rate				2		V/µs
NOISE, R	RTI ⁽¹⁾	1	1				•
	Voltage noise density				40		nV/√ Hz
POWER	,						
		INA181-Q1	V _{SENSE} = 0 mV		195	260	μΑ
		114/101-01	$V_{SENSE} = 0$ mV, $T_A = -40$ °C to +125°C			300	μΑ
I_Q	Quiescent current	INIA 04 04 04	V _{SENSE} = 0 mV		356	500	μA
	Quiescent current	INA2181-Q1	$V_{SENSE} = 0 \text{ mV}, T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$		·	520	μA
			V _{SENSE} = 0 mV		690	900	μA
		INA4181-Q1	$V_{SENSE} = 0 \text{ mV}, T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$			1000	μA

⁽¹⁾ RTI = referred-to-input.

⁽²⁾ See 图 19.(3) Swing specifications are tested with an overdriven input condition.



7.6 Typical Characteristics









图 11. Gain Error Production Distribution A1

图 12. Gain Error Production Distribution A2




at $T_A = 25$ °C, $V_S = 5$ V, $V_{REF} = V_S$ / 2, and $V_{IN+} = 12$ V (unless otherwise noted) Population 0.055 0.055 0.055 0.095 0.29 0.265 0.245 0.015 0.015 0.015 0.015 0.035 0.035 0.035 0.035 0.035 0.035 0.035 0.035 0.035 0.035 0.035 图 13. Gain Error Production Distribution A3 图 14. Gain Error Production Distribution A4 0.4 Α2 A2 0.3 40 АЗ АЗ A4 0.2 30 Sain Error (%) 0.1 Gain (dB) 20 0 -0.1 10 -0.2 -0.3 -0.4 -10 75 -50 -25 0 25 50 100 125 10 100 10k 100k 150 10M Frequency (Hz) Temperature (°C) D015 D016 图 15. Gain Error vs Temperature 图 16. Gain vs Frequency 120 140 A2 Common-Mode Rejection Ratio (dB) Power-Supply Rejection Ratio (dB) 120 100 АЗ A4 100 80 80 60 60 40 40 20 20 0 10 100 10k 10 100 10k 1k 100k 1M 100k 1M 10M Frequency (Hz) Frequency (Hz) D017 D018 图 17. Power-Supply Rejection Ratio vs Frequency 图 18. Common-Mode Rejection Ratio vs Frequency






TEXAS INSTRUMENTS


Typical Characteristics (接下页)














图 38. Channel Separation vs Frequency (INA2181-Q1)



8 Detailed Description

8.1 Overview

The INA181-Q1, INA2181-Q1, and INA4181-Q1 (INAx181-Q1) are automotive-grade, 26-V common-mode, current-sensing amplifiers used in both low-side and high-side configurations. These specially-designed, current-sensing amplifiers accurately measure voltages developed across current-sensing resistors on common-mode voltages that far exceed the supply voltage powering the device. Current can be measured on input voltage rails as high as 26 V, and the devices can be powered from supply voltages as low as 2.7 V.

8.2 Functional Block Diagrams




图 39. INA181-Q1 Functional Block Diagram




图 40. INA2181-Q1 Functional Block Diagram



Functional Block Diagrams (接下页)




图 41. INA4181-Q1 Functional Block Diagram



8.3 Feature Description

8.3.1 High Bandwidth and Slew Rate

The INAx181-Q1 support small-signal bandwidths as high as 350 kHz, and large-signal slew rates of 2 V/µs. The ability to detect rapid changes in the sensed current, as well as the ability to quickly slew the output, make the INAx181-Q1 a good choice for applications that require a quick response to input current changes. One application that requires high bandwidth and slew rate is low-side motor control, where the ability to follow rapid changing current in the motor allows for more accurate control over a wider operating range. Another application that requires higher bandwidth and slew rates is system fault detection, where the INAx181-Q1 are used with an external comparator and a reference to quickly detect when the sensed current is out of range.

8.3.2 Bidirectional Current Monitoring

The INA181-Q1 senses current flow through a sense resistor in both directions. The bidirectional current-sensing capability is achieved by applying a voltage at the REF pin to offset the output voltage. A positive differential voltage sensed at the inputs results in an output voltage that is greater than the applied reference voltage; likewise, a negative differential voltage at the inputs results in output voltage that is less than the applied reference voltage. The output voltage of the current-sense amplifier is shown in 公式 1.

$$V_{OUT} = (I_{LOAD} \times R_{SENSE} \times GAIN) + V_{REF}$$

where

- ILOAD is the load current to be monitored.
- R_{SENSE} is the current-sense resistor.
- GAIN is the gain option of the selected device.
- V_{REF} is the voltage applied to the REF pin.

8.3.3 Wide Input Common-Mode Voltage Range

The INAx181-Q1 support input common-mode voltages from -0.2 V to +26 V. Because of the internal topology, the common-mode range is not restricted by the power-supply voltage (V_S) as long as V_S stays within the operational range of 2.7 V to 5.5 V. The ability to operate with common-mode voltages greater or less than V_S allow the INAx181-Q1 to be used in high-side, as well as low-side, current-sensing applications, as shown in 8 42.




图 42. High-Side and Low-Side Sensing Connections

(1)



Feature Description (接下页)

8.3.4 Precise Low-Side Current Sensing

When used in low-side current sensing applications the offset voltage of the INAx181-Q1 is within $\pm 150~\mu V$. The low offset performance of the INAx181-Q1 has several benefits. First, the low offset allows these devices to be used in applications that must measure current over a wide dynamic range. In this case, the low offset improves the accuracy when the sensed currents are on the low end of the measurement range. Another advantage of low offset is the ability to sense lower voltage drop across the sense resistor accurately, thus allowing a lower-value shunt resistor. Lower-value shunt resistors reduce power loss in the current sense circuit, and help improve the power efficiency of the end application.

The gain error of the INAx181-Q1 is specified to be within 1% of the actual value. As the sensed voltage becomes much larger than the offset voltage, this voltage becomes the dominant source of error in the current sense measurement.

8.3.5 Rail-to-Rail Output Swing

The INAx181-Q1 allow linear current sensing operation with the output close to the supply rail and GND. The maximum specified output swing to the positive rail is 30 mV, and the maximum specified output swing to GND is only 5 mV. In order to compare the output swing of the INAx181-Q1 to an equivalent operational amplifier (op amp), the inputs are overdriven to approximate the open-loop condition specified in op amp data sheets. The current-sense amplifier is a closed-loop system; therefore, the output swing to GND can be limited by the product of the offset voltage and amplifier gain during unidirectional operation ($V_{REF} = 0 \text{ V}$).

For devices that have positive offset voltages, the swing to GND is limited by the larger of either the offset voltage multiplied by the gain or the swing to GND specified in the *Electrical Characteristics* table.

For example, in an application where the INA181A4-Q1 (gain = 200 V/V) is used for low-side current sensing and the device has an offset of 40 μ V, the product of the device offset and gain results in a value of 8 mV, greater than the specified negative swing value. Therefore, the swing to GND for this example is 8 mV. If the same device has an offset of –40 μ V, then the calculated zero differential signal is –8 mV. In this case, the offset helps overdrive the swing in the negative direction, and swing performance is consistent with the value specified in the *Electrical Characteristics* table.

The offset voltage is a function of the common-mode voltage as determined by the CMRR specification; therefore, the offset voltage increases when higher common-mode voltages are present. The increase in offset voltage limits how low the output voltage can go during a zero-current condition when operating at higher common-mode voltages with $V_{\text{REF}} = 0 \text{ V}$. The typical limitation of the zero-current output voltage vs common-mode voltage for each gain option is shown in $\boxed{8}$ 43.




图 43. Zero-Current Output Voltage vs Common-Mode Voltage



8.4 Device Functional Modes

8.4.1 Normal Mode

The INAx181-Q1 are in normal operation when the following conditions are met:

- The power supply voltage (V_S) is between 2.7 V and 5.5 V.
- The common-mode voltage (V_{CM}) is within the specified range of -0.2 V to +26 V.
- The maximum differential input signal times gain plus V_{REF} is less than V_S minus the output voltage swing to V_S.
- The minimum differential input signal times gain plus V_{REF} is greater than the swing to GND (see the Rail-to-Rail Output Swing section).

During normal operation, these devices produce an output voltage that is the *gained-up* representation of the difference voltage from IN+ to IN- plus the reference voltage at V_{RFF}.

8.4.2 Unidirectional Mode

These devices can be configured to monitor current flowing in one direction (unidirectional) or in both directions (bidirectional) depending on how the REF pin is configured. The most common case is unidirectional where the output is set to ground when no current is flowing by connecting the REF pin to ground, as shown in 844. When the current flows from the bus supply to the load, the input signal across IN+ to IN- increases, and causes the output voltage at the OUT pin to increase.




图 44. Unidirectional Application

The linear range of the output stage is limited by how close the output voltage can approach ground under zero input conditions. In unidirectional applications where measuring very low input currents is desirable, bias the REF pin to a convenient value above 50 mV to get the output into the linear range of the device. To limit common-mode rejection errors, buffer the reference voltage connected to the REF pin.

A less-frequently used output biasing method is to connect the REF pin to the power-supply voltage, V_S . This method results in the output voltage saturating at 200 mV less than the supply voltage when no differential input signal is present. This method is similar to the output saturated low condition with no input signal when the REF pin is connected to ground. The output voltage in this configuration only responds to negative currents that develop negative differential input voltage relative to the device IN- pin. Under these conditions, when the differential input signal increases negatively, the output voltage moves downward from the saturated supply voltage. The voltage applied to the REF pin must not exceed V_S .



Device Functional Modes (接下页)

8.4.3 Bidirectional Mode

The INAx181-Q1 are bidirectional, current-sense amplifiers capable of measuring currents through a resistive shunt in two directions. This bidirectional monitoring is common in applications that include charging and discharging operations where the current flowing through the resistor can change directions.




图 45. Bidirectional Application

The ability to measure this current flowing in both directions is enabled by applying a voltage to the REF pin, as shown in \boxtimes 45. The voltage applied to REF (V_{REF}) sets the output state that corresponds to the zero-input level state. The output then responds by increasing above V_{REF} for positive differential signals (relative to the IN– pin) and responds by decreasing below V_{REF} for negative differential signals. This reference voltage applied to the REF pin can be set anywhere between 0 V to V_S . For bidirectional applications, V_{REF} is typically set at mid-scale for equal signal range in both current directions. In some cases, however, V_{REF} is set at a voltage other than mid-scale when the bidirectional current and corresponding output signal do not need to be symmetrical.

8.4.4 Input Differential Overload

If the differential input voltage ($V_{\text{IN+}} - V_{\text{IN-}}$) times gain exceeds the voltage swing specification, the INAx181-Q1 drive the output as close as possible to the positive supply or ground, and does not provide accurate measurement of the differential input voltage. If this input overload occurs during normal circuit operation, then reduce the value of the shunt resistor or use a lower-gain version with the chosen sense resistor to avoid this mode of operation. If a differential overload occurs in a fault event, then the output of the INAx181-Q1 returns to the expected value approximately 20 μ s after the fault condition is removed.

When the INAx181-Q1 output is driven to either the supply rail or ground, increasing the differential input voltage does not damage the device as long as the absolute maximum ratings are not violated. Following these guidelines, the INAx181-Q1 output maintains polarity, and does not suffer from phase reversal.



Device Functional Modes (接下页)

8.4.5 Shutdown Mode

Although the INAx181-Q1 do not have a shutdown pin, the low power consumption of these devices allows the output of a logic gate or transistor switch to power the INAx181-Q1. This gate or switch turns on and off the INAx181-Q1 power-supply quiescent current.

However, in current shunt monitoring applications, there is also a concern for how much current is drained from the shunt circuit in shutdown conditions. Evaluating this current drain involves considering the simplified schematic of the INAx181-Q1 in shutdown mode, as shown in 846.




图 46. Basic Circuit to Shut Down the INA181-Q1 With a Grounded Reference

There is typically more than 500 k Ω of impedance (from the combination of 500-k Ω feedback and input gain set resistors) from each input of the INAx181-Q1 to the OUT pin and to the REF pin. The amount of current flowing through these pins depends on the voltage at the connection. For example, if the REF pin is grounded, the calculation of the effect of the 500 k Ω impedance from the shunt to ground is straightforward. However, if the reference is powered while the INAx181-Q1 is in shutdown mode, instead of assuming 500 k Ω to ground, assume 500 k Ω to the reference voltage.

Regarding the $500\text{-}k\Omega$ path to the output pin, the output stage of a disabled INAx181-Q1 does constitute a good path to ground. Consequently, this current is directly proportional to a shunt common-mode voltage present across a $500\text{-}k\Omega$ resistor.

As a final note, as long as the shunt common-mode voltage is greater than V_S when the device is powered up, there is an additional and well-matched 55- μ A typical current that flows in each of the inputs. If less than V_S , the common-mode input currents are negligible, and the only current effects are the result of the 500- $k\Omega$ resistors.



9 Application and Implementation

注


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The INAx181-Q1 amplify the voltage developed across a current-sensing resistor as current flows through the resistor to the load or ground. The ability to drive the reference pin to adjust the functionality of the output signal offers multiple configurations, as discussed in previous sections.

9.1.1 Basic Connections

₹ 47 shows the basic connections of the INA181-Q1. Connect the input pins (IN+ and IN−) as closely as possible to the shunt resistor to minimize any resistance in series with the shunt resistor.



NOTE: To help eliminate ground offset errors between the device and the analog-to-digital converter (ADC), connect the REF pin to the ADC reference input and then to ground. For best performance, use an RC filter between the output of the INAx181-Q1 and the ADC. See *Closed-Loop Analysis of Load-Induced Amplifier Stability Issues Using ZOUT* for more details.

图 47. Basic Connections for the INA181-Q1

A power-supply bypass capacitor of at least 0.1 μ F is required for proper operation. Applications with noisy or high-impedance power supplies may require additional decoupling capacitors to reject power-supply noise. Connect bypass capacitors close to the device pins.



Application Information (接下页)

9.1.2 R_{SENSE} and Device Gain Selection

The accuracy of the INAx181-Q1 is maximized by choosing the current-sense resistor to be as large as possible. A large sense resistor maximizes the differential input signal for a given amount of current flow and reduces the error contribution of the offset voltage. However, there are practical limits as to how large the current-sense resistor can be in a given application. The INAx181-Q1 have typical input bias currents of 75 μA for each input when operated at a 12-V common-mode voltage input. When large current-sense resistors are used, these bias currents cause increased offset error and reduced common-mode rejection. Therefore, using current-sense resistors larger than a few ohms is generally not recommended for applications that require current-monitoring accuracy. A second common restriction on the value of the current-sense resistor is the maximum allowable power dissipation that is budgeted for the resistor. $\Delta \vec{x}$ 2 gives the maximum value for the current sense resistor for a given power dissipation budget:

$$R_{SENSE} < \frac{PD_{MAX}}{I_{MAX}^2}$$

where:

- PD_{MAX} is the maximum allowable power dissipation in R_{SENSE}.
- I_{MAX} is the maximum current that will flow through R_{SENSE}.

An additional limitation on the size of the current-sense resistor and device gain is due to the power-supply voltage, V_S , and device swing to rail limitations. In order to make sure that the current-sense signal is properly passed to the output, both positive and negative output swing limitations must be examined. $\triangle \vec{\pm} 3$ provides the maximum values of R_{SENSE} and GAIN to keep the device from hitting the positive swing limitation.

$$I_{MAX} \times R_{SENSE} \times GAIN < V_{SP} - V_{REF}$$

where:

- I_{MAX} is the maximum current that will flow through R_{SENSE}.
- GAIN is the gain of the current sense-amplifier.
- V_{SP} is the positive output swing as specified in the data sheet.
- V_{REF} is the externally applied voltage on the REF pin.

To avoid positive output swing limitations when selecting the value of R_{SENSE}, there is always a trade-off between the value of the sense resistor and the gain of the device under consideration. If the sense resistor selected for the maximum power dissipation is too large, then it is possible to select a lower-gain device in order to avoid positive swing limitations.

The negative swing limitation places a limit on how small of a sense resistor can be used in a given application. 公式 4 provides the limit on the minimum size of the sense resistor.

$$I_{MIN} \times R_{SENSE} \times GAIN > V_{SN} - V_{REF}$$

where:

- I_{MIN} is the minimum current that will flow through R_{SENSE}.
- · GAIN is the gain of the current sense amplifier.
- V_{SN} is the negative output swing of the device (see Rail-to-Rail Output Swing).
- V_{REF} is the externally applied voltage on the REF pin.

In addition to adjusting the offset and gain, the voltage applied to the REF pin can be slightly increased to avoid negative swing limitations.

(4)

(2)

(3)

Application Information (接下页)

9.1.3 Signal Filtering

Provided that the INAx181-Q1 output is connected to a high impedance input, the best location to filter is at the device output using a simple RC network from OUT to GND. Filtering at the output attenuates high-frequency disturbances in the common-mode voltage, differential input signal, and INAx181-Q1 power-supply voltage. If filtering at the output is not possible, or filtering of only the differential input signal is required, it is possible to apply a filter at the input pins of the device.

48 provides an example of how a filter can be used on the input pins of the device.




图 48. Filter at Input Pins

The addition of external series resistance creates an additional error in the measurement; therefore, the value of these series resistors must be kept to 10 Ω (or less, if possible) to reduce impact to accuracy. The internal bias network shown in 图 48 present at the input pins creates a mismatch in input bias currents when a differential voltage is applied between the input pins. If additional external series filter resistors are added to the circuit, the mismatch in bias currents results in a mismatch of voltage drops across the filter resistors. This mismatch creates a differential error voltage that subtracts from the voltage developed across the shunt resistor. This error results in a voltage at the device input pins that is different than the voltage developed across the shunt resistor. Without the additional series resistance, the mismatch in input bias currents has little effect on device operation. The amount of error these external filter resistors add to the measurement can be calculated using 公式 6, where the gain error factor is calculated using 公式 5.

$$Gain \; Error \; Factor = \frac{1250 \times R_{INT}}{(1250 \times R_F) + (1250 \times R_{INT}) + (R_F \times R_{INT})}$$

where:

- R_{INT} is the internal input resistor.
- R_F is the external series resistance.

(5)



Application Information (接下页)

With the adjustment factor from $\Delta \vec{z}$ 5, including the device internal input resistance, this factor varies with each gain version, as shown in \bar{z} 1. Each individual device gain error factor is shown in \bar{z} 2.

表 1. Input Resistance

PRODUCT	GAIN	R _{INT} (kΩ)	
INAx181A1-Q1	20	25	
INAx181A2-Q1	50	10	
INAx181A3-Q1	100	5	
INAx181A4-Q1	200	2.5	

表 2. Device Gain Error Factor

PRODUCT	SIMPLIFIED GAIN ERROR FACTOR		
INAx181A1-Q1	25000 (31.1P.) + 35000		
	$(21 \times R_F) + 25000$		
INAx181A2-Q1	$\frac{10000}{(9 \times R_{F}) + 10000}$		
INAx181A3-Q1	$\frac{1000}{R_F + 1000}$		
INAx181A4-Q1	$\frac{2500}{(3 \times R_{F}) + 2500}$		

The gain error that can be expected from the addition of the external series resistors can then be calculated based on 公式 6:

Gain Error (%) =
$$100 - (100 \times Gain Error Factor)$$
 (6)

For example, using an INA181A2-Q1 and the corresponding gain error equation from $\frac{1}{8}$ 2, a series resistance of 10 Ω results in a gain error factor of 0.991. The corresponding gain error is then calculated using $\frac{1}{2}$ 6, resulting in an additional gain error of approximately 0.89% solely because of the external 10- Ω series resistors.



9.1.4 Summing Multiple Currents

The outputs of the INA2181-Q1 are easily summed by connecting the output of one channel to the reference input of a second channel. The circuit configuration shown in ₹ 49 is an easy way to achieve current summing. To correctly sum multiple output currents the values for the current sense resistor R_{SENSE} must be the same for all channels.





图 49. Summing Multiple Currents

Connect the output of one channel of the INA2181-Q1 to the reference input of the other channel. Use the reference input of the first circuit to set the reference of the final summed output operating point. The currents sensed at each circuit in the chain are summed at the output of the last device in the chain.



An example output response of a summing configuration is shown in \$\mathbb{Z}\$ 50. The reference pin of the first circuit is connected to ground, and sine waves at different frequencies are applied to the two circuits to produce a summed output as shown. The sine wave voltage input for the first circuit is offset so that the whole wave is above GND.



 $V_{RFF} = 0 V$

图 50. Current Summing Application Output Response (A2 Devices)

9.1.5 Detecting Leakage Currents

Occasionally, the need arises to confirm that the current going into a load is identical to the current coming out of a load; usually, as part of diagnostic testing or fault detection. This situation requires precision current differencing, which is the same as summing, except that the two amplifiers have the inputs connected opposite of each other. To correctly detect leakage currents, the values for the current sense resistor R_{SENSE} must be the same for all channels. Also an external reference voltage must be provided to the REF1 input to allow bidirectional leakage current detection.

If the current into a load is equal to the current out of the load, then the voltage at OUT2 is the same as the applied voltage to REF1. To enable accurate differences between the two currents, a reference voltage must be applied. The reference voltage prevents the output of the device from being driven to ground, and also enables detection if the current into the load is either greater than or less than the current coming out of the load.

For current differencing, the dual-channel INA2181-Q1 must have the inputs connected opposite to each other, as shown in \$\mathbb{B}\$ 51. The reference input of the first channel sets the output quiescent level for all the devices in the string. Connect the output of the first channel to the reference input of the second channel. The reference input of the first channel sets the reference at the output. This circuit example is identical to the current summing example, except that the two shunt inputs are reversed in polarity. Under normal operating conditions, the final output is very close to the reference value and proportional to any current difference. This current differencing circuit is useful in detecting when current in to and out of a load do not match.







图 51. Detecting Leakage Currents

An example output response of a difference configuration is shown in \$\bigset\$ 52. The reference pin of the first channel is connected to a reference voltage of 2.048 V. The inputs to each circuit is a 100-Hz sine wave, 180° out-of-phase with each other, resulting in a zero output as shown. The sine wave input to the first circuit is offset so that the input wave is completely above GND.



 $V_{REF} = 2.048 \text{ V}$

图 52. Current Differencing Application Output Response (A2 Devices)



9.2 Typical Application

One application for the INAx181-Q1 is to monitor bidirectional currents. Bidirectional currents are present in systems that have to monitor currents in both directions; common examples are monitoring the charging and discharging of batteries and bidirectional current monitoring in motor control. The device configuration for bidirectional current monitoring is shown in \$\mathbb{Z}\$ 53. Applying stable REF pin voltage closer to the middle of device supply voltage allows both positive- and negative-current monitoring, as shown in this configuration. Configure the INAx181-Q1 to monitor unidirectional currents by grounding the REF pin.




图 53. Measuring Bidirectional Current

9.2.1 Design Requirements

The design requirements for the circuit shown in 图 53, are listed in 表 3

DESIGN PARAMETER	EXAMPLE VALUE		
Power-supply voltage, V _S	5 V		
Bus supply rail, V _{CM}	12 V		
R _{SENSE} power loss	< 450 mW		
Maximum sense current, I _{MAX}	±20 A		
Current sensing error	Less than 3.5% at maximum current, T _J = 25°C		
Small-signal bandwidth	> 100 kHz		

表 3. Design Parameters

9.2.2 Detailed Design Procedure

The maximum value of the current sense resistor is calculated based on the maximum power loss requirement. By applying $\Delta \Xi$ 2, the maximum value of the current-sense resistor is calculated to be 1.125 mΩ. This is the maximum value for sense resistor R_{SENSE}; therefore, select R_{SENSE} to be 1 mΩ because it is the closest standard resistor value that meets the power-loss requirement.

The next step is to select the appropriate gain and reduce R_{SENSE} , if needed, to keep the output signal swing within the V_S range. The design requirements call for bidirectional current monitoring; therefore, a voltage between 0 and V_S must be applied to the REF pin. The bidirectional currents monitored are symmetric around 0 (that is, ± 20 A); therefore, the ideal voltage to apply to V_{REF} is V_S / 2 or 2.5 V. If the positive current is greater than the negative current, using a lower voltage on V_{REF} has the benefit of maximizing the output swing for the given range of expected currents. Using $\Delta \vec{x}$ 3, and given that I_{MAX} = 20 A , R_{SENSE} = 1 m Ω , and V_{REF} = 2.5 V,

the maximum current-sense gain calculated to avoid the positive swing-to-rail limitations on the output is 122.5. Likewise, using 公式 4 for the negative-swing limitation results in a maximum gain of 124.75. Selecting the gain-of-100 device maximizes the output range while staying within the output swing range. If the maximum calculated gains are slightly less than 100, the value of the current-sense resistor can be reduced to keep the output from hitting the output-swing limitations.

To calculate the accuracy at peak current, the two factors that must be determined are the gain error and the offset error. The gain error of the INAx181-Q1 is specified to be a maximum of 1%. The error due to the offset is constant, and is specified to be 500 μ V (maximum) for the conditions where $V_{CM}=12$ V and $V_S=5$ V. Using $\stackrel{\star}{\Sigma}$ 7, the percentage error contribution of the offset voltage is calculated to be 2.5%, with total offset error = 500 μ V, $R_{SENSE}=1$ m Ω , and $I_{SENSE}=20$ A.

Total Offset Error (%) =
$$\frac{\text{Total Offset Error (V)}}{I_{\text{SENSE}} \times R_{\text{SENSE}}} \times 100\%$$
(7)

One method of calculating the total error is to add the gain error to the percentage contribution of the offset error. However, in this case, the gain error and the offset error do not have an influence or correlation to each other. A more statistically accurate method of calculating the total error is to use the RSS sum of the errors, as shown in 公式 8:

Total Error (%) =
$$\sqrt{\text{Total Gain Error (%)}^2 + \text{Total Offset Error (%)}^2}$$
 (8)

After applying 公式 8, the total current sense error at maximum current is calculated to be 2.7%, and that is less than the design example requirement of 3.5%.

The INA181A3-Q1 (gain = 100) also has a bandwidth of 150 kHz that meets the small-signal bandwidth requirement of 100 kHz. If higher bandwidth is required, lower-gain devices can be used at the expense of either reduced output voltage range or an increased value of R_{SENSE} .

9.2.3 Application Curve

An example output response of a bidirectional configuration is shown in \(\begin{align*} \begin{align*} 54. \\ \text{With the REF pin connected to a reference voltage (2.5 V in this case), the output voltage is biased upwards by this reference level. The output rises above the reference voltage for positive differential input signals, and falls below the reference voltage for negative differential input signals.




图 54. Bidirectional Application Output Response



10 Power Supply Recommendations

The input circuitry of the INAx181-Q1 accurately measures beyond the power-supply voltage, V_S . For example, V_S can be 5 V, whereas the bus supply voltage at IN+ and IN- can be as high as 26 V. However, the output voltage range of the OUT pin is limited by the voltages on the VS pin. The INAx181-Q1 also withstand the full differential input signal range up to 26 V at the IN+ and IN- input pins, regardless of whether or not the device has power applied at the VS pin.

10.1 Common-Mode Transients Greater Than 26 V

With a small amount of additional circuitry, the INAx181-Q1 can be used in circuits subject to transients higher than 26 V, such as automotive applications. Use only Zener diodes or Zener-type transient absorbers (sometimes referred to as transzorbs)—any other type of transient absorber has an unacceptable time delay. Start by adding a pair of resistors as a working impedance for the Zener diode; see 8.55. Keep these resistors as small as possible; most often, around 10 Ω . Larger values can be used with an effect on gain that is discussed in the transients in the transi




图 55. Transient Protection Using Dual Zener Diodes

In the event that low-power Zener diodes do not have sufficient transient absorption capability, a higher-power transzorb must be used. The most package-efficient solution involves using a single transzorb and back-to-back diodes between the device inputs, as shown in 图 56. The most space-efficient solutions are dual, series-connected diodes in a single SOT-523 or SOD-523 package. In either of the examples shown in 图 55 and 图 56, the total board area required by the INAx181-Q1 with all protective components is less than that of an SO-8 package, and only slightly greater than that of an MSOP-8 package.




图 56. Transient Protection Using a Single Transzorb and Input Clamps



Common-Mode Transients Greater Than 26 V (接下页)

For more information, see Current Shunt Monitor With Transient Robustness Reference Design.

11 Layout

11.1 Layout Guidelines

- Connect the input pins to the sensing resistor using a Kelvin or 4-wire connection. This connection technique
 makes sure that only the current-sensing resistor impedance is detected between the input pins. Poor routing
 of the current-sensing resistor commonly results in additional resistance present between the input pins.
 Given the very low ohmic value of the current resistor, any additional high-current carrying impedance can
 cause significant measurement errors.
- Place the power-supply bypass capacitor as close as possible to the device power supply and ground pins.
 The recommended value of this bypass capacitor is 0.1 µF. Additional decoupling capacitance can be added to compensate for noisy or high-impedance power supplies.
- When routing the connections from the current sense resistor to the device, keep the trace lengths as close as possible in order to minimize any impedance mismatch..

11.2 Layout Example




图 57. Single-Channel Recommended Layout



Layout Example (接下页)




图 58. Dual-Channel Recommended Layout



Layout Example (接下页)




图 59. Quad-Channel Recommended Layout



12 器件和文档支持

12.1 器件支持

12.1.1 开发支持

《具有瞬态稳定性的电流分流监控器参考设计》

12.2 文档支持

12.2.1 相关文档

请参阅如下相关文档:

- 德州仪器 (TI), 《INA180-181EVM 用户指南》
- 德州仪器 (TI), 《INA2180-2181EVM 用户指南》
- 德州仪器 (TI), 《INA4180-4181EVM 用户指南》

12.3 相关链接

表 4 列出了快速访问链接。类别包括技术文档、支持和社区资源、工具与软件,以及立即订购快速访问。

器件	产品文件夹	立即订购	技术文档	工具与软件	支持和社区
INA181-Q1	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处
INA2181-Q1	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处
INA4181-Q1	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处

表 4. 相关链接

12.4 接收文档更新通知

要接收文档更新通知,请导航至 Tl.com.cn 上的器件产品文件夹。单击右上角的通知我进行注册,即可每周接收产 品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

12.5 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商"按照原样"提供。这些内容并不构成 TI 技术规范, 并且不一定反映 TI 的观点;请参阅 TI 的 《使用条款》。

TI E2E™ Online Community T's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.6 商标

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.7 静电放电警告

ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序,可 能会损坏集成电路。



ESD 的损坏小至导致微小的性能降级,大至整个器件故障。 精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可 能会导致器件与其发布的规格不相符。

12.8 术语表

SLYZ022 — TI 术语表。

这份术语表列出并解释术语、缩写和定义。



13 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更,恕不另行通知,且 不会对此文档进行修订。如需获取此产品说明书的浏览器版本,请查阅左侧的导航栏。





10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
INA181A1QDBVRQ1	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1N13	Samples
INA181A2QDBVRQ1	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1MS3	Samples
INA181A3QDBVRQ1	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1MT3	Samples
INA181A4QDBVRQ1	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1MU3	Samples
INA2181A1QDGSRQ1	ACTIVE	VSSOP	DGS	10	2500	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	1056	Samples
INA2181A2QDGSRQ1	ACTIVE	VSSOP	DGS	10	2500	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	1066	Samples
INA2181A3QDGSRQ1	ACTIVE	VSSOP	DGS	10	2500	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	1076	Samples
INA2181A4QDGSRQ1	ACTIVE	VSSOP	DGS	10	2500	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	1086	Samples
INA4181A1QPWRQ1	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	4181A1Q	Samples
INA4181A2QPWRQ1	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	4181A2Q	Samples
INA4181A3QPWRQ1	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	4181A3Q	Samples
INA4181A4QPWRQ1	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	4181A4Q	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".



PACKAGE OPTION ADDENDUM

10-Dec-2020

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com 3-Jun-2022


TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
INA181A1QDBVRQ1	SOT-23	DBV	6	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
INA181A2QDBVRQ1	SOT-23	DBV	6	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
INA181A3QDBVRQ1	SOT-23	DBV	6	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
INA181A4QDBVRQ1	SOT-23	DBV	6	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
INA2181A1QDGSRQ1	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA2181A2QDGSRQ1	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA2181A3QDGSRQ1	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA2181A4QDGSRQ1	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA4181A1QPWRQ1	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
INA4181A2QPWRQ1	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
INA4181A3QPWRQ1	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
INA4181A4QPWRQ1	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1




www.ti.com 3-Jun-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
INA181A1QDBVRQ1	SOT-23	DBV	6	3000	210.0	185.0	35.0	
INA181A2QDBVRQ1	SOT-23	DBV	6	3000	210.0	185.0	35.0	
INA181A3QDBVRQ1	SOT-23	DBV	6	3000	210.0	185.0	35.0	
INA181A4QDBVRQ1	SOT-23	DBV	6	3000	210.0	185.0	35.0	
INA2181A1QDGSRQ1	VSSOP	DGS	10	2500	366.0	364.0	50.0	
INA2181A2QDGSRQ1	VSSOP	DGS	10	2500	366.0	364.0	50.0	
INA2181A3QDGSRQ1	VSSOP	DGS	10	2500	366.0	364.0	50.0	
INA2181A4QDGSRQ1	VSSOP	DGS	10	2500	366.0	364.0	50.0	
INA4181A1QPWRQ1	TSSOP	PW	20	2000	356.0	356.0	35.0	
INA4181A2QPWRQ1	TSSOP	PW	20	2000	356.0	356.0	35.0	
INA4181A3QPWRQ1	TSSOP	PW	20	2000	356.0	356.0	35.0	
INA4181A4QPWRQ1	TSSOP	PW	20	2000	356.0	356.0	35.0	






- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187, variation BA.






NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





SMALL OUTLINE TRANSISTOR



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.


 2. This drawing is subject to change without notice.

 3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.

- 4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation. 5. Refernce JEDEC MO-178.



SMALL OUTLINE TRANSISTOR




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.







- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



- All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022,德州仪器 (TI) 公司